-
公开(公告)号:US11562773B2
公开(公告)日:2023-01-24
申请号:US16585346
申请日:2019-09-27
Applicant: Micron Technology, Inc.
Inventor: John D. Hopkins , Jordan D. Greenlee , Peng Xu
IPC: C23C8/06 , G11C5/06 , H01L27/11524 , H01L27/11556 , H01L27/11582 , H01L27/1157 , H01L27/11573 , H01L27/11529 , C23C8/36 , C23C28/00
Abstract: Some embodiments include a method of forming a conductive structure. A metal-containing conductive material is formed over a supporting substrate. A surface of the metal-containing conductive material is exposed to at least one radical form of hydrogen and to at least one oxidant. The exposure alters at least a portion of the metal-containing conductive material to thereby form at least a portion of the conductive structure. Some embodiments include a conductive structure which has a metal-containing conductive material with a first region adjacent to a second region. The first region has a greater concentration of one or both of fluorine and boron relative to the second region.
-
公开(公告)号:US20220415917A1
公开(公告)日:2022-12-29
申请号:US17822708
申请日:2022-08-26
Applicant: Micron Technology, Inc.
Inventor: Daniel Billingsley , Matthew J. King , Jordan D. Greenlee , Yongjun J. Hu , Tom George , Amritesh Rai , Sidhartha Gupta , Kyle A. Ritter
IPC: H01L27/11573 , H01L27/11582 , H01L27/11556 , H01L21/28 , H01L29/49 , H01L27/11529
Abstract: A microelectronic device comprises a stack structure comprising alternating conductive structures and insulative structures arranged in tiers, each of the tiers individually comprising a conductive structure and an insulative structure, strings of memory cells vertically extending through the stack structure, the strings of memory cells comprising a channel material vertically extending through the stack structure, and another stack structure vertically overlying the stack structure and comprising other tiers of alternating levels of other conductive structures and other insulative structures, the other conductive structures exhibiting a conductivity greater than a conductivity of the conductive structures of the stack structure. Related memory devices, electronic systems, and methods are also described.
-
公开(公告)号:US20220399440A1
公开(公告)日:2022-12-15
申请号:US17890565
申请日:2022-08-18
Applicant: Micron Technology, Inc.
Inventor: Jordan D. Greenlee , John D. Hopkins
IPC: H01L29/08 , H01L27/11519 , H01L27/11524 , H01L27/11582 , H01L27/11565 , H01L27/1157 , H01L27/11556
Abstract: Some embodiments include an integrated assembly having a source structure. The source structure includes, in ascending order, a first conductively-doped semiconductor material, one or more first insulative layers, a second conductively-doped semiconductor material, one or more second insulative layers, and a third conductively-doped semiconductor material. The source structure includes blocks extending through the second conductively-doped semiconductor material. Conductive levels are over the source structure. Channel material extends vertically along the conductive levels, and extends into the source structure to be in direct contact with the second conductively-doped semiconductor material. One or more memory cell materials are between the channel material and the conductive levels. Some embodiments include methods of forming integrated assemblies.
-
公开(公告)号:US20220399357A1
公开(公告)日:2022-12-15
申请号:US17348021
申请日:2021-06-15
Applicant: Micron Technology, Inc.
Inventor: Alyssa N. Scarbrough , Jordan D. Greenlee , John D. Hopkins
IPC: H01L27/11556 , G11C5/06 , G11C5/02 , H01L27/11582 , H01L23/538 , H01L21/768
Abstract: Integrated circuitry comprising a memory array comprises strings of memory cells comprising laterally-spaced memory blocks individually comprising a first vertical stack comprising alternating insulative tiers and conductive tiers. Strings of memory cells comprise channel-material strings that extend through the insulative tiers and the conductive tiers. The conductive tiers individually comprise a horizontally-elongated conductive line. A second vertical stack is aside the first vertical stack. The second vertical stack comprises an tipper portion and a lower portion. The upper portion comprises vertically alternating first tiers and second insulating tiers that are of different composition relative one another. The lower portion comprises an upper polysilicon-comprising layer, a lower polysilicon-comprising layer, an intervening-material layer vertically between the tipper and lower polysilicon-comprising layers. An upper intermediate layer is vertically between the upper polysilicon-comprising layer and the intervening-material layer. A lower intermediate layer is vertically between the lower polysilicon-comprising layer and the intervening-material layer. The lower intermediate layer and the upper intermediate layer comprise at least one of (a), (b), and (c), where (a): a hafnium oxide; (b): a bilayer comprising silicon nitride and comprising silicon dioxide positioned vertically relative one another, the silicon nitride in the bilayer being closer to the intervening-material layer than is the silicon dioxide in the bilayer; and (c): SiOxNy, where each of “x” and “y” is from 1 atomic percent to 90 atomic percent of the total of the Si, the O, and the N in the SiOxNy. Methods are disclosed.
-
115.
公开(公告)号:US20220359012A1
公开(公告)日:2022-11-10
申请号:US17315727
申请日:2021-05-10
Applicant: Micron Technology, Inc.
Inventor: Jordan D. Greenlee , John D. Hopkins , Andrew Li , Alyssa N. Scarbrough
IPC: G11C16/04 , H01L27/11519 , H01L27/11524 , H01L27/11556 , H01L27/11565 , H01L27/1157 , H01L27/11582 , H01L29/161
Abstract: A memory array comprising laterally-spaced memory blocks individually comprises a vertical stack comprising alternating insulative tiers and conductive tiers. Channel-material strings of memory cells extend through the insulative tiers and the conductive tiers. The laterally-spaced memory blocks in a lower one of the conductive tiers comprises elemental-form metal that extends longitudinally-along the laterally-spaced memory blocks proximate laterally-outer sides of the laterally-spaced memory blocks. A metal silicide or a metal-germanium compound is directly against laterally-inner sides of the elemental-form metal in the lower conductive tier and that extends longitudinally-along the laterally-spaced memory blocks in the lower conductive tier. The metal of the metal silicide or of the metal-germanium compound is the same as that of the elemental-form metal. Other embodiments, including method, are disclosed.
-
公开(公告)号:US20220328519A1
公开(公告)日:2022-10-13
申请号:US17850214
申请日:2022-06-27
Applicant: Micron Technology, Inc.
Inventor: Jordan D. Greenlee , John D. Hopkins
IPC: H01L27/11582 , H01L27/11524 , H01L27/11556 , H01L21/3215 , H01L27/1157 , H01L27/11565 , H01L27/11519
Abstract: A method used in forming a memory array comprising strings of memory cells comprises forming a conductor tier comprising conductor material on a substrate. Laterally-spaced memory-block regions are formed and individually comprise a vertical stack comprising alternating first tiers and second tiers directly above the conductor tier. Channel-material strings of memory cells extend through the first tiers and the second tiers. Horizontally-elongated lines are formed in the conductor material between the laterally-spaced memory-block regions. The horizontally-elongated lines are of different composition from an upper portion of the conductor material that is laterally-between the horizontally-elongated lines. After the horizontally-elongated lines are formed, conductive material of a lowest of the first tiers is formed that directly electrically couples together the channel material of individual of the channel-material strings and the conductor material of the conductor tier, Other embodiments, including structure independent of method, are disclosed.
-
公开(公告)号:US20220310522A1
公开(公告)日:2022-09-29
申请号:US17209993
申请日:2021-03-23
Applicant: Micron Technology, Inc.
Inventor: Jordan D. Greenlee , John D. Hopkins , Everett A. McTeer , Yiping Wang , Rajesh Balachandran , Rita J. Klein , Yongjun J. Hu
IPC: H01L23/538 , H01L23/532 , H01L27/06 , G11C5/06 , G11C5/02 , H01L21/768
Abstract: A microelectronic device comprises a stack structure comprising insulative levels vertically interleaved with conductive levels. The conductive levels individually comprise a first conductive structure, and a second conductive structure laterally neighboring the first conductive structure, the second conductive structure exhibiting a concentration of β-phase tungsten varying with a vertical distance from a vertically neighboring insulative level. The microelectronic device further comprises slot structures vertically extending through the stack structure and dividing the stack structure into block structures, and strings of memory cells vertically extending through the stack structure, the first conductive structures between laterally neighboring strings of memory cells, the second conductive structures between the slot structures and strings of memory cells nearest the slot structures. Related memory devices, electronic systems, and methods are also described.
-
公开(公告)号:US20220302032A1
公开(公告)日:2022-09-22
申请号:US17806438
申请日:2022-06-10
Applicant: Micron Technology Inc.
Inventor: Jordan D. Greenlee , Christian George Emor , Luca Fumagalli , John D. Hopkins , Rita J. Klein , Christopher W. Petz , Everett A. McTeer
IPC: H01L23/535 , H01L23/532 , H01L21/768 , H01L27/11582 , H01L27/11524 , H01L27/11556 , H01L27/1157
Abstract: A microelectronic device includes a first conductive structure, a barrier structure, a conductive liner structure, and a second conductive structure. The first conductive structure is within a first filled opening in a first dielectric structure. The barrier structure is within the first filled opening in the first dielectric structure and vertically overlies the first conductive structure. The conductive liner structure is on the barrier structure and is within a second filled opening in a second dielectric structure vertically overlying the first dielectric structure. The second conductive structure vertically overlies and is horizontally surrounded by the conductive liner structure within the second filled opening in the second dielectric structure. Memory devices, electronic systems, and methods of forming microelectronic devices are also described.
-
公开(公告)号:US11355392B2
公开(公告)日:2022-06-07
申请号:US16987991
申请日:2020-08-07
Applicant: Micron Technology, Inc.
Inventor: Yiping Wang , Jordan D. Greenlee , Collin Howder
IPC: H01L21/768 , H01L23/522 , H01L27/11565 , H01L27/11519 , H01L27/1157 , H01L27/11521 , H01L27/11556 , H01L27/11582
Abstract: A method used in forming a conductive via of integrated circuitry comprises forming a lining laterally over sidewalk of an elevationally-elongated opening. The lining comprises elemental-form silicon. The elemental-form silicon of an uppermost portion of the lining is ion implanted in the elevationally-elongated opening. The ion-implanted elemental-form silicon of the uppermost portion of the lining is etched selectively relative to the elemental-form silicon of a lower portion of the lining below the uppermost portion that was not subjected to said ion implanting. The elemental-form silicon of the lower portion of the lining is reacted with a metal halide to form elemental-form metal in a lower portion of the elevationally-elongated opening that is the metal from the metal halide. Conductive material in the elevationally-elongated opening is formed atop and directly against the elemental-form metal. Other embodiments, including structure independent of method, are disclosed.
-
公开(公告)号:US11342265B2
公开(公告)日:2022-05-24
申请号:US16702222
申请日:2019-12-03
Applicant: Micron Technology, Inc.
Inventor: Jordan D. Greenlee , Lifang Xu , Rita J. Klein , Xiao Li , Everett A. McTeer
IPC: H01L23/532 , H01L23/522 , H01L23/00 , H01L21/768 , H01L27/11529 , H01L27/11556
Abstract: An apparatus comprising at least one contact structure. The at least one contact structure comprises a contact, an insulating material overlying the contact, and at least one contact via in the insulating material. The at least one contact structure also comprises a dielectric liner material adjacent the insulating material within the contact via, a conductive material adjacent the dielectric liner material, and a stress compensation material adjacent the conductive material and in a central portion of the at least one contact via. The stress compensation material is at least partially surrounded by the conductive material. Memory devices, electronic systems, and methods of forming the apparatus are also disclosed.
-
-
-
-
-
-
-
-
-