中科微点-全球专利检索

  1. Login
  2. Sign Up

Search Results

421 records (took 0.055 seconds)

    Universal adiabatic quantum computing with superconducting qubits
    132.
    发明授权
    Universal adiabatic quantum computing with superconducting qubits 有权

    公开(公告)号：US10037493B2

    公开(公告)日：2018-07-31

    申请号：US14520139

    申请日：2014-10-21

    Applicant: D-Wave Systems Inc.

    Inventor： Richard G. Harris ,  Mohammad H. S. Amin ,  Anatoly Smirnov

    IPC: G06F17/00 ,  G06N99/00 ,  H03K3/38 ,  H03K19/195 ,  G11C11/44

    CPC classification number: G06N10/00 ,  G11C11/44 ,  H03K3/38 ,  H03K19/1952

    Abstract: A quantum processor is operable as a universal adiabatic quantum computing system. The quantum processor includes physical qubits, with at least a first and second communicative coupling available between pairs of qubits via an in-situ tunable superconducting capacitive coupler and an in-situ tunable superconducting inductive coupler, respectively. Tunable couplers provide diagonal and off-diagonal coupling. Compound Josephson junctions (CJJs) of the tunable couplers are responsive to a flux bias to tune a sign and magnitude of a sum of a capacitance of a fixed capacitor and a tunable capacitance which is mediated across a pair of coupling capacitors. The qubits may be hybrid qubits, operable in a flux regime or a charge regime. Qubits may include a pair of CJJs that interrupt a loop of material and which are separated by an island of superconducting material which is voltage biased with respect to a qubit body.

    RE-EQUILIBRATED QUANTUM SAMPLING
    133.
    发明申请
    RE-EQUILIBRATED QUANTUM SAMPLING 审中-公开

    公开(公告)号：US20180196780A1

    公开(公告)日：2018-07-12

    申请号：US15870411

    申请日：2018-01-12

    Applicant: D-Wave Systems Inc.

    Inventor： Mohammad H. Amin ,  Evgeny A. Andriyash

    IPC: G06F17/17 ,  G06F17/18 ,  G06F5/01 ,  G06N99/00 ,  G06F17/13 ,  G06F9/30

    CPC classification number: G06F17/17 ,  G06F5/01 ,  G06F9/30145 ,  G06F17/13 ,  G06F17/18 ,  G06N7/005 ,  G06N10/00 ,  H04L9/0852

    Abstract: The systems, devices, articles, and methods generally relate to sampling from an available probability distribution. The samples maybe used to create a desirable probability distribution, for instance for use in computing values used in computational techniques including: Importance Sampling and Markov chain Monte Carlo systems. An analog processor may operate as a sample generator, for example by: programming the analog processor with a configuration of the number of programmable parameters for the analog processor, which corresponds to a probability distribution over qubits of the analog processor, evolving the analog processor with a fast ramp operation, and reading out states for the qubits. The state for the qubits may be post processes and/or used to calculate importance weights.

    QUANTUM FLUX PARAMETRON BASED STRUCTURES (E.G., MUXES, DEMUXES, SHIFT REGISTERS), ADDRESSING LINES AND RELATED METHODS
    135.
    发明申请
    QUANTUM FLUX PARAMETRON BASED STRUCTURES (E.G., MUXES, DEMUXES, SHIFT REGISTERS), ADDRESSING LINES AND RELATED METHODS 审中-公开

    公开(公告)号：US20180101786A1

    公开(公告)日：2018-04-12

    申请号：US15726239

    申请日：2017-10-05

    Applicant: D-WAVE SYSTEMS INC.

    Inventor： Kelly T. R. Boothby

    IPC: G06N99/00 ,  H01L39/22 ,  H03M1/66 ,  H01L39/02

    CPC classification number: G06N10/00 ,  H01L39/02 ,  H01L39/22 ,  H01L39/223 ,  H03M1/1009 ,  H03M1/66

    Abstract: Approaches useful to operation of scalable processors with ever larger numbers of logic devices (e.g., qubits) advantageously take advantage of QFPs, for example to implement shift registers, multiplexers (i.e., MUXs), de-multiplexers (i.e., DEMUXs), and permanent magnetic memories (i.e., PMMs), and the like, and/or employ XY or XYZ addressing schemes, and/or employ control lines that extend in a “braided” pattern across an array of devices. Many of these described approaches are particularly suited for implementing input to and/or output from such processors. Superconducting quantum processors comprising superconducting digital-analog converters (DACs) are provided. The DACs may use kinetic inductance to store energy via thin-film superconducting materials and/or series of Josephson junctions, and may use single-loop or multi-loop designs. Particular constructions of energy storage elements are disclosed, including meandering structures. Galvanic connections between DACs and/or with target devices are disclosed, as well as inductive connections.

    SYSTEMS AND METHODS FOR ANALOG PROCESSING OF PROBLEM GRAPHS HAVING ARBITRARY SIZE AND/OR CONNECTIVITY
    140.
    发明申请
    SYSTEMS AND METHODS FOR ANALOG PROCESSING OF PROBLEM GRAPHS HAVING ARBITRARY SIZE AND/OR CONNECTIVITY 审中-公开

    公开(公告)号：US20170255629A1

    公开(公告)日：2017-09-07

    申请号：US15448361

    申请日：2017-03-02

    Applicant: D-Wave Systems Inc.

    Inventor： Murray C. Thom ,  Aidan P. Roy ,  Fabian A. Chudak ,  Zhengbing Bian ,  William G. Macready ,  Robert B. Israel ,  Tomas J. Boothby ,  Sheir Yarkoni ,  Yanbo Xue ,  Dmytro Korenkevych

    IPC: G06F17/30 ,  G06N99/00

    CPC classification number: G06N10/00

    Abstract: Computational systems implement problem solving using hybrid digital/quantum computing approaches. A problem may be represented as a problem graph which is larger and/or has higher connectivity than a working and/or hardware graph of a quantum processor. A quantum processor may be used determine approximate solutions, which solutions are provided as initial states to one or more digital processors which may implement classical post-processing to generate improved solutions. Techniques for solving problems on extended, more-connected, and/or “virtual full yield” variations of the processor's actual working and/or hardware graphs are provided. A method of operation in a computational system comprising a quantum processor includes partitioning a problem graph into sub-problem graphs, and embedding a sub-problem graph onto the working graph of the quantum processor. The quantum processor and a non-quantum processor-based device generate partial samples. A controller causes a processing operation on the partial samples to generate complete samples.

Patent Agency Ranking