中科微点-全球专利检索

  1. Login
  2. Sign Up

Search Results

4992 records (took 0.041 seconds)

    BIGNUM ADDITION AND/OR SUBTRACTION WITH CARRY PROPAGATION
    142.
    发明公开
    BIGNUM ADDITION AND/OR SUBTRACTION WITH CARRY PROPAGATION 审中-公开

    公开(公告)号：US20240111489A1

    公开(公告)日：2024-04-04

    申请号：US17955634

    申请日：2022-09-29

    Applicant: ADVANCED MICRO DEVICES, INC.

    Inventor： Onur Kayiran ,  Michael Estlick ,  Masab Ahmad ,  Gabriel H. Loh

    IPC: G06F7/498 ,  G06F7/506

    CPC classification number: G06F7/4981 ,  G06F7/506

    Abstract: A processing unit includes a plurality of adders and a plurality of carry bit generation circuits. The plurality of adders add first and second X bit binary portion values of a first Y bit binary value and a second Y bit binary value. Y is a multiple of X. The plurality of adders further generate first carry bits. The plurality of carry bit generation circuits is coupled to the plurality of adders, respectively, and receive the first carry bits. The plurality of carry bit generation circuits generate second carry bits based on the first carry bits. The plurality of adders use the second carry bits to add the first and second X bit binary portions of the first and second Y bit binary values, respectively.

    OFF-CHIP MEMORY SHARED BY MULTIPLE PROCESSING NODES
    143.
    发明公开
    OFF-CHIP MEMORY SHARED BY MULTIPLE PROCESSING NODES 审中-公开

    公开(公告)号：US20240111452A1

    公开(公告)日：2024-04-04

    申请号：US17937292

    申请日：2022-09-30

    Applicant: Advanced Micro Devices, Inc. ,  ATI Technologies ULC

    Inventor： Michael John Austin ,  Dmitri Tikhostoup

    IPC: G06F3/06

    CPC classification number: G06F3/0659 ,  G06F3/0604 ,  G06F3/0673

    Abstract: An apparatus and method for efficiently managing performance among multiple integrated circuits in separate semiconductor chips. In various implementations, a computing system includes at least a first processing node and a second processing node. While processing tasks, the first processing node uses a first memory and the second processing node uses a second memory. A first communication channel transfers data between the first processing node and the second processing node. The first processing node accesses the second memory using a second communication channel different from the first communication channel and supports point-to-point communication. The second memory services access requests from the first and second processing nodes as the access requests are received while foregoing access conflict detection. The first processing node accesses the second memory after determining a particular amount of time has elapsed after reception of an indication from the second processing node specifying that a particular task has begun.

    Suppressing cache line modification
    145.
    发明授权
    Suppressing cache line modification 有权

    公开(公告)号：US11947455B2

    公开(公告)日：2024-04-02

    申请号：US18135555

    申请日：2023-04-17

    Applicant: Advanced Micro Devices, Inc.

    Inventor： Paul J. Moyer

    IPC: G06F12/08 ,  G06F12/0802

    CPC classification number: G06F12/0802 ,  G06F2212/60

    Abstract: Disclosed is a system and method for use in a cache for suppressing modification of cache line. The system and method includes a processor and a memory operating cooperatively with a cache controller. The memory includes a coherence directory stored within a cache created to track at least one cache line in the cache via the cache controller. The processor instructs a cache controller to store a first data in a cache line in the cache. The cache controller tags the cache line based on the first data. The processor instructs the cache controller to store a second data in the cache line in the cache causing eviction of the first data from the cache line. The processor compares based on the tagging the first data and the second data and suppresses modification of the cache line based on the comparing of the first data and the second data.

    Multi-Level Cell Memory Management
    148.
    发明公开
    Multi-Level Cell Memory Management 审中-公开

    公开(公告)号：US20240103739A1

    公开(公告)日：2024-03-28

    申请号：US17952268

    申请日：2022-09-25

    Applicant: Advanced Micro Devices, Inc.

    Inventor： SeyedMohammad SeyedzadehDelcheh

    IPC: G06F3/06

    CPC classification number: G06F3/0619 ,  G06F3/0659 ,  G06F3/0673

    Abstract: Multi-level cell memory management techniques are described. In one example, the memory controller is configured to control whether a single-level cell operation or a multi-level cell operation to be used using different mapping schemes. The single-level cell operation, for instance, is usable to store a data word using two states whereas the multi-level cell operation is usable to store the data word by also using an intermediate state. In order to store the data word using two states, the memory controller is configurable to separate the data word across two word lines in the physical memory. In an implementation, use of the different operations and corresponding mapping schemes by the memory controller alternates between adjacent word lines in physical memory.

Patent Agency Ranking