中科微点-全球专利检索

  1. Login
  2. Sign Up

Search Results

244 records (took 0.02 seconds)

    Out-of-order packet processing
    141.
    发明授权
    Out-of-order packet processing 有权

    公开(公告)号：US11533267B2

    公开(公告)日：2022-12-20

    申请号：US17153914

    申请日：2021-01-21

    Applicant: MELLANOX TECHNOLOGIES TLV LTD.

    Inventor： Yamin Friedman ,  Daniel Marcovitch ,  Gil Levy

    IPC: H04L12/801 ,  H04L47/34 ,  H04L1/18

    Abstract: In one embodiment, a communication apparatus includes a network interface configured to receive over a network a sequence of data packets of a network flow having a defined packet order, wherein the network interface is configured to receive an out-of-order data packet, a timer, and packet processing circuitry configured to activate the timer responsively to receiving the out-of-order data packet.

    Out-of-order packet processing
    142.
    发明申请
    Out-of-order packet processing 有权

    公开(公告)号：US20220231957A1

    公开(公告)日：2022-07-21

    申请号：US17153914

    申请日：2021-01-21

    Applicant: MELLANOX TECHNOLOGIES TLV LTD.

    Inventor： Yamin Friedman ,  Daniel Marcovitch ,  Gil Levy

    IPC: H04L12/801 ,  H04L1/18

    Abstract: In one embodiment, a communication apparatus includes a network interface configured to receive over a network a sequence of data packets of a network flow having a defined packet order, wherein the network interface is configured to receive an out-of-order data packet, a timer, and packet processing circuitry configured to activate the timer responsively to receiving the out-of-order data packet.

    Direct Memory Access (DMA) Engine for Diagnostic Data
    143.
    发明申请
    Direct Memory Access (DMA) Engine for Diagnostic Data 有权

    公开(公告)号：US20220224585A1

    公开(公告)日：2022-07-14

    申请号：US17145341

    申请日：2021-01-10

    Applicant: MELLANOX TECHNOLOGIES TLV LTD.

    Inventor： Niv Aibester ,  Aviv Kfir ,  Gil Levy ,  Liron Mula

    IPC: H04L12/24

    Abstract: A network-connected device includes at least one communication port, packet processing circuitry and Diagnostics Direct Memory Access (DMA) Circuitry (DDC). The at least one communication port is configured to communicate packets over a network. The packet processing circuitry is configured to receive, buffer, process and transmit the packets. The DDC is configured to receive a definition of (i) one or more diagnostic events, and (ii) for each diagnostic event, a corresponding list of diagnostic data that is generated in the packet processing circuitry and that pertains to the diagnostic event, and, responsively to occurrence of a diagnostic event, to gather the corresponding list of diagnostic data from the packet processing circuitry.

    PLUGGABLE SECURITY DEVICES AND SYSTEMS INCLUDING THE SAME
    144.
    发明申请
    PLUGGABLE SECURITY DEVICES AND SYSTEMS INCLUDING THE SAME 有权

    公开(公告)号：US20220159013A1

    公开(公告)日：2022-05-19

    申请号：US17098986

    申请日：2020-11-16

    Applicant: MELLANOX TECHNOLOGIES TLV LTD.

    Inventor： Shy Zimmerman ,  Gil Levy ,  Zachy Haramaty ,  Andrey Ger

    IPC: H04L29/06 ,  H04L12/46

    Abstract: A networking system includes a pluggable security device comprising at least one port interface that is insertable into at least one physical port, memory that stores a security key used to provide security over a network link, and processing circuitry coupled with the at least one port interface and with the memory. The processing circuitry utilizes the security key to verify security of a point-to-point connection established over the network link and after verifying the security of the point-to-point connection, provides a data integrity check function for data packets received at the at least one port interface.

    Collective communication system and methods
    146.
    发明申请
    Collective communication system and methods 有权

    公开(公告)号：US20220029854A1

    公开(公告)日：2022-01-27

    申请号：US17495824

    申请日：2021-10-07

    Applicant: MELLANOX TECHNOLOGIES TLV LTD.

    Inventor： Richard Graham ,  Lion Levi ,  Gil Bloch ,  Daniel Marcovitch ,  Noam Bloch ,  Yong Qin ,  Yaniv Blumenfeld ,  Eitan Zahavi

    IPC: H04L12/40 ,  G06F12/02 ,  H04B7/0456 ,  H04L12/44 ,  H04W24/10 ,  H04W88/06

    Abstract: A method in which a plurality of process are configured to hold a block of data destined for other processes, with data repacking circuitry including receiving circuitry configured to receive at least one block of data from a source process of the plurality of processes, the repacking circuitry configured to repack received data in accordance with at least one destination process of the plurality of processes, and sending circuitry configured to send the repacked data to the at least one destination process of the plurality of processes, receiving a set of data for all-to-all data exchange, the set of data being configured as a matrix, the matrix being distributed among the plurality of processes, and transposing the data by each of the plurality of processes sending matrix data from the process to the repacking circuitry, and the repacking circuitry receiving, repacking, and sending the resulting matrix data to destination processes.

    Multi-Flow Compression
    147.
    发明申请
    Multi-Flow Compression 有权

    公开(公告)号：US20220014607A1

    公开(公告)日：2022-01-13

    申请号：US16924221

    申请日：2020-07-09

    Applicant: MELLANOX TECHNOLOGIES TLV LTD.

    Inventor： David Pilnik ,  Yair Chasdai ,  Liran Daniel

    IPC: H04L29/06 ,  H04L12/935

    Abstract: In one embodiment, a device includes a data compression engine configured to process data packets of multiple network flows received from a network, and compress respective groups of the received data packets into respective compressed packets for sending over the network, each respective compressed packet including respective ones of the received data packets from different ones of the network flows, wherein the network interface is configured to send the compressed packets over the network.

    Systems and methods for distributed storage of data across multiple hash tables
    149.
    发明授权
    Systems and methods for distributed storage of data across multiple hash tables 有权

    公开(公告)号：US11182365B2

    公开(公告)日：2021-11-23

    申请号：US15075936

    申请日：2016-03-21

    Applicant: MELLANOX TECHNOLOGIES TLV LTD.

    Inventor： Aviv Kfir ,  Benny Koren ,  Gil Levy ,  Barak Gafni

    IPC: G06F16/22 ,  H04L9/08 ,  H04L9/06

    Abstract: Systems and methods are described that provide for distributively storing and accessing data across multiple hash tables, such that utilization of the hash tables is optimized. In particular, a key associated with a value is split into two or more sub-keys and the sub-keys are inserted into respective hash tables with associated values. For each sub-key except the final sub-key derived from a particular key, the value paired with the sub-key is an identifier that points to the location of the next sub-key and its associated value, which may be stored in the other hash tables. The final sub-key derived from the original key is paired with the value associated with the key, such as an action to be performed. Thus, rather than using a single key (which may be very large) to access or store a particular value, multiple (smaller) sub-keys are used to ultimately access the same value via multiple, smaller hash tables.

    Efficient memory utilization and egress queue fairness
    150.
    发明授权
    Efficient memory utilization and egress queue fairness 有权

    公开(公告)号：US11171884B2

    公开(公告)日：2021-11-09

    申请号：US16351684

    申请日：2019-03-13

    Applicant: MELLANOX TECHNOLOGIES TLV LTD.

    Inventor： Liron Mula ,  Niv Aibester ,  Barak Gafni

    IPC: H04L12/935 ,  H04L12/867 ,  H04L12/813 ,  H04L12/931 ,  H04L12/801 ,  H04L12/865

    Abstract: In one embodiment, a network device includes multiple ports to be connected to a packet data network so as to serve as both ingress and egress ports in receiving and forwarding of data packets including unicast and multicast data packets, a memory coupled to the ports and to contain a combined unicast-multicast user-pool storing the received unicast and multicast data packets, and packet processing logic to compute a combined unicast-multicast user-pool free-space based on counting only once at least some of the multicast packets stored once in the combined unicast-multicast user-pool, compute an occupancy of an egress queue by counting a space used by the data packets of the egress queue in the combined unicast-multicast user-pool, apply an admission policy to a received data packet for entry into the egress queue based on at least the computed occupancy of the egress queue and the computed combined unicast-multicast user-pool free-space.

Patent Agency Ranking