中科微点-全球专利检索

  1. Login
  2. Sign Up

Search Results

27 records (took 0.016 seconds)

    Scalable pipeline for EVPN multi-homing
    1.
    发明授权
    Scalable pipeline for EVPN multi-homing 有权

    公开(公告)号：US11102146B2

    公开(公告)日：2021-08-24

    申请号：US16706892

    申请日：2019-12-09

    Applicant: MELLANOX TECHNOLOGIES TLV LTD.

    Inventor： Zachy Haramaty ,  Aviv Kfir ,  Ilya Vershkov ,  Barak Gafni

    IPC: H04L12/927 ,  H04L12/46 ,  H04L29/06 ,  H04L29/12 ,  H04L12/911

    Abstract: One embodiment includes a network device including multiple interfaces to serve as ingress ports for receiving network packets from nodes in remote customer-site network(s) via a tunnel in a provider network, and from nodes in a local customer-site network, and egress ports for forwarding at least some of the network packets, and control circuitry to make a decision to drop a network packet to reduce packet duplication in at least one of the nodes, responsively to the network packet being identified as a packet of broadcast, unknown unicast, or multicast traffic, the network packet being subject to decapsulation of an encapsulation header, being assigned to one of the egress ports, and having a header including one of a plurality of virtual local area network identifications, or one of a plurality of source identifications.

    Hardware acceleration for uploading/downloading databases
    2.
    发明申请
    Hardware acceleration for uploading/downloading databases 有权

    公开(公告)号：US20210042251A1

    公开(公告)日：2021-02-11

    申请号：US16537576

    申请日：2019-08-11

    Applicant: MELLANOX TECHNOLOGIES TLV LTD.

    Inventor： Lion Levi ,  Aviv Kfir ,  Idan Matari ,  Ran Shani ,  Zachy Haramaty ,  Nir Monovich ,  Matty Kadosh

    IPC: G06F13/28 ,  G06F13/40 ,  H04L12/861 ,  H04L12/725

    Abstract: A network element includes one or more ports for communicating over a network, a processor and packet processing hardware. The packet processing hardware is configured to transfer packets to and from the ports, and further includes data-transfer circuitry for data transfer with the processor. The processor and the data-transfer circuitry are configured to transfer between one another (i) one or more communication packets for transferal between the ports and the processor and (ii) one or more databases for transferal between the packet processing hardware and the processor, by (i) translating, by the processor, the transferal of both the communication packets and the databases into work elements, and posting the work elements on one or more work queues in a memory of the processor, and (ii) using the data-transfer circuitry, executing the work elements so as to transfer both the communication packets and the databases.

    Telemetry Event Aggregation
    3.
    发明申请
    Telemetry Event Aggregation 有权

    公开(公告)号：US20210021503A1

    公开(公告)日：2021-01-21

    申请号：US16515060

    申请日：2019-07-18

    Applicant: Mellanox Technologies TLV Ltd.

    Inventor： Aviv Kfir ,  Barak Gafni ,  Zachy Haramaty ,  Gil Levy ,  Liron Mula ,  Jacob Ruthstein ,  Michael Taher

    IPC: H04L12/26

    Abstract: In one embodiment a network device includes multiple interfaces including at least one egress interface, which is configured to transmit packets belonging to multiple flows to a packet data network, control circuitry configured to generate event-reporting data-items, each including flow and event-type information about a packet-related event occurring in the network device, a memory, and aggregation circuitry configured to aggregate data of at least some of the event-reporting data-items into aggregated-event-reporting data-items aggregated according to the flow and event-type information of the at least some event-reporting data-items, store the aggregated-event-reporting data-items in the memory, and forward one aggregated-event-reporting data-item of the aggregated-event-reporting data-items to a collector node, and purge the one aggregated-event-reporting dam-item from the memory.

    EFFICIENT ALGORITHMIC FORWARDING IN FAT-TREE NETWORKS
    6.
    发明申请
    EFFICIENT ALGORITHMIC FORWARDING IN FAT-TREE NETWORKS 审中-公开

    公开(公告)号：US20170187614A1

    公开(公告)日：2017-06-29

    申请号：US14979667

    申请日：2015-12-28

    Applicant: Mellanox Technologies TLV Ltd.

    Inventor： Zachy Haramaty ,  Eitan Zahavi ,  Itamar Rabenstein

    IPC: H04L12/753 ,  H04L12/44 ,  H04L12/741 ,  H04L12/935

    CPC classification number: H04L45/48 ,  H04L12/44 ,  H04L12/4625 ,  H04L45/74 ,  H04L49/3045

    Abstract: A switch includes multiple physical ports and forwarding circuitry. The physical ports are configured to receive and send packets over a network. The forwarding circuitry is configured to assign first port numbers to the physical ports, and second port numbers to temporary ports defined in addition to the physical ports, to receive a packet having a destination address via a physical port, to select, based on the destination address, an egress port number for the packet from among the first and second port numbers, to forward the packet to a physical port corresponding to the egress port number if the egress port number is one of the first port numbers, and, if the egress port number is one of the second port numbers, to map a temporary port associated with the egress port number to a mapped physical port and to forward the packet to the mapped physical port.

    Adaptive routing based on flow-control credits
    7.
    发明授权
    Adaptive routing based on flow-control credits 有权

    公开(公告)号：US10200294B2

    公开(公告)日：2019-02-05

    申请号：US15387718

    申请日：2016-12-22

    Applicant: Mellanox Technologies TLV Ltd.

    Inventor： Alex Shpiner ,  Vladimir Zdornov ,  Zachy Haramaty ,  Eitan Zahavi

    IPC: H04L12/28 ,  H04Q11/00 ,  H04L12/801 ,  H04L12/707

    Abstract: A method for network communication includes receiving in a network element a packet for forwarding to a destination node. The destination node is reachable via two or more candidate ports of the network element that are connected to respective next-hop network elements. Link-level flow-control credit notifications are received in the network element from the next-hop network elements via the respective candidate ports. An egress port is selected for the packet, from among the candidate ports, based at least on the received link-level flow-control credit notifications. The packet is forwarded toward the destination node over the selected egress port.

    Cable security
    8.
    发明授权
    Cable security 有权

    公开(公告)号：US11934568B2

    公开(公告)日：2024-03-19

    申请号：US17115832

    申请日：2020-12-09

    Applicant: MELLANOX TECHNOLOGIES TLV LTD.

    Inventor： Zachy Haramaty ,  Zvika Eyal ,  Shachar Dor ,  Liron Mula ,  Barry Spinney

    IPC: G06F21/85 ,  G06F13/40 ,  G06F21/73 ,  G06F21/86

    CPC classification number: G06F21/85 ,  G06F13/4068 ,  G06F21/73 ,  G06F21/86 ,  G06F2221/2103

    Abstract: A device including a cable transceiver including cable electrical connections including data electrical connections and control electrical connections, and a hardware memory device, the hardware memory device storing a string identifying a cable and being electrically accessible from externally to the cable transceiver via the control electrical connections. The cable, in electrical connection with the cable electrical connections, may be included in the device. A device for verifying cable authenticity is also described, the device including interface hardware for interfacing a plurality of cables with the device, and verifier circuitry configured to verify that each of the plurality of cables is genuine based on a string stored in a hardware memory device included in each of the plurality of cables. Related apparatus and methods are also described.

    Cable Security
    9.
    发明申请
    Cable Security 有权

    公开(公告)号：US20210182441A1

    公开(公告)日：2021-06-17

    申请号：US17115832

    申请日：2020-12-09

    Applicant: MELLANOX TECHNOLOGIES TLV LTD.

    Inventor： Zachy Haramaty ,  Zvika Eyal ,  Shachar Dor ,  Liron Mula ,  Barry Spinney

    IPC: G06F21/85 ,  G06F21/86 ,  G06F21/73 ,  G06F13/40

    Abstract: A device including a cable transceiver including cable electrical connections including data electrical connections and control electrical connections, and a hardware memory device, the hardware memory device storing a string identifying a cable and being electrically accessible from externally to the cable transceiver via the control electrical connections. The cable, in electrical connection with the cable electrical connections, may be included in the device. A device for verifying cable authenticity is also described, the device including interface hardware for interfacing a plurality of cables with the device, and verifier circuitry configured to verify that each of the plurality of cables is genuine based on a string stored in a hardware memory device included in each of the plurality of cables. Related apparatus and methods are also described.

    Combined pause-resume and credit-based flow-control
    10.
    发明授权
    Combined pause-resume and credit-based flow-control 有权

    公开(公告)号：US10230652B2

    公开(公告)日：2019-03-12

    申请号：US15465626

    申请日：2017-03-22

    Applicant: MELLANOX TECHNOLOGIES TLV LTD.

    Inventor： Zachy Haramaty ,  Barak Gafni ,  Aviv Kfir

    IPC: H04L12/26 ,  H04L12/801 ,  H04L12/841

    Abstract: A communication system includes a transmit (TX) device and a receive (RX) device. The TX device is configured to transmit data over a communication link. The RX device is configured to receive the data transmitted by the TX device over the communication link, to buffer the received data in an RX buffer, to assess a fill level of the RX buffer, to select, depending on the fill level of the RX buffer, either a pause-resume flow-control scheme or a credit-based flow-control scheme, and to apply the selected flow-control scheme in coordination with the TX device.

Patent Agency Ranking