中科微点-全球专利检索

  1. Login
  2. Sign Up

Search Results

1492 records (took 0.045 seconds)

    Autonomous reinforcement learning method of receiver scan schedule control
    163.
    发明授权
    Autonomous reinforcement learning method of receiver scan schedule control 有权

    公开(公告)号：US10523342B1

    公开(公告)日：2019-12-31

    申请号：US16351037

    申请日：2019-03-12

    Applicant: BAE SYSTEMS Information and Electronic Systems Integration Inc.

    Inventor： Scott A Kuzdeba ,  Jonathan M. Sussman-Fort

    IPC: H04B17/345 ,  H04B17/00 ,  G01S7/481 ,  H04B17/21 ,  H04B17/11

    Abstract: A method of detecting electromagnetic signal sources of interest includes applying reinforcement learning to automatically and continuously update a receiver scan schedule wherein an agent is reinforced according to comparisons between expected and actual degrees of success after each schedule update, actual degrees of success being estimated by applying to signal data a plurality of value scales applicable to a plurality of reward classes. An exponential scale can be applied across the plurality of reward classes. A companion system can provide data analysis to the agent. The agent can include an actor module that determines schedule updates and a critic module that determines the degrees of scanning success and awards the reinforcements. Embodiments implement a plurality of agents according to asynchronous multiple-worker actor/critic reinforcement learning. The method can be initially applied to training data comprising synthetic and/or previously measured signal data for which the signal sources are fully characterized.

    Core for controlling multiple serial peripheral interfaces (SPI's)
    166.
    发明授权
    Core for controlling multiple serial peripheral interfaces (SPI's) 有权

    公开(公告)号：US10467007B1

    公开(公告)日：2019-11-05

    申请号：US15995303

    申请日：2018-06-01

    Applicant: BAE Systems Information and Electronic Systems Integration Inc.

    Inventor： Steven G Santee ,  Jane O Gilliam ,  Dale A Rickard

    IPC: G06F3/00 ,  G06F9/30 ,  G06F9/38 ,  G06F9/52 ,  G06F15/173 ,  G06F15/17 ,  G06F15/76

    Abstract: A core suitable for inclusion in an ASIC or other integrated circuit includes a plurality of SPI masters, each of which is able to control and coordinate the timing of a plurality of SPI-controlled devices via an associated SPI bus. Each SPI master is controlled by a corresponding core controller that includes memory, interrupts, flags, timers, and an instruction processor that can independently execute instructions stored in the memory to control data communication between the core controller and its associated SPI master, and between the SPI master and one or more SPI slave devices. The core controllers can be simultaneously started, resynchronized, staggered, and otherwise coordinated with each other. Embodiments further permit bypassing of the core controllers for direct data exchange between external resources and the SPI masters.

    Method and apparatus for improving resolutions of analog-to-digital converters
    169.
    发明授权
    Method and apparatus for improving resolutions of analog-to-digital converters 有权

    公开(公告)号：US10425096B1

    公开(公告)日：2019-09-24

    申请号：US15981210

    申请日：2018-05-16

    Applicant: BAE SYSTEMS INFORMATION AND ELECTRONIC SYSTEMS INTEGRATION INC.

    Inventor： David A. Haessig, Jr. ,  Amod V. Dandawate ,  David C. Donarski ,  Dale A. Rickard ,  Forrest C. Vatter

    IPC: H03M1/00 ,  H03M1/20 ,  H03M1/12

    Abstract: An apparatus having an analog-to-digital converter with an increased effective resolution is disclosed. The apparatus includes a signal processing functional block and an analog-to-digital conversion block. The signal processing functional block includes a controller for providing a set of digital control signals according to a set of digital input signals received by the controller, a digital-to-analog converter for converting the digital control signals to a set of corresponding analog control signals, and a physical hardware unit for performing a specific function according to the analog control signals. The analog-to-digital conversion block includes an adder for adding a dither signal to an analog feedback signal originated from the physical hardware unit, an ADC for converting sums of dither signals and analog feedback signals to a set of oversampled digital control signals to be fed into the controller.

    Method for improving target location accuracy in a direction finding system
    170.
    发明授权
    Method for improving target location accuracy in a direction finding system 有权

    公开(公告)号：US10422644B2

    公开(公告)日：2019-09-24

    申请号：US15808246

    申请日：2017-11-09

    Applicant: BAE SYSTEMS INFORMATION AND ELECTRONIC SYSTEMS INTEGRATION INC.

    Inventor： Richard E. Clymer ,  Jeffrey A. Paul ,  Dean C. Slocum

    IPC: G01C21/20 ,  G01S5/02

    Abstract: A method for improving target location accuracy in direction finding systems is disclosed. A target search region is identified based on a set of received signals, and the target search region is projected onto the earth's surface. An initial search grid, which is smaller than the target search region, is placed within the target search region. Next, the initial search grid is expanded to a full search grid by using an optimum number of virtual grid points in order to cover the entire target search region. The correlation coefficients at the virtual grid points between the estimated phases of emitted signals and the estimated phases of the received signals are then calculated. A target is designated as being at a location associated with the highest correlation coefficient. At this point, a new travel path can be initiated to engage or avoid the target.

Patent Agency Ranking