-
公开(公告)号:US20250095922A1
公开(公告)日:2025-03-20
申请号:US18966314
申请日:2024-12-03
Applicant: Murata Manufacturing Co., Ltd.
Inventor: Keita KITAHARA , Yuta SAITO , Noriyuki OOKAWA , Riyousuke AKAZAWA , Takefumi TAKAHASHI , Masahiro WAKASHIMA , Yuta KUROSU , Akito MORI
Abstract: A multilayer ceramic capacitor includes a multilayer body including dielectric layers and internal electrode layers alternately laminated therein, and external electrode layers respectively provided on both end surfaces of the multilayer body in a length direction intersecting a lamination direction, and each connected to the internal electrode layers, the external electrode layers each further including a base electrode layer including a first region, a second region, and a third region divided therein, in order from the multilayer body. The first region includes a metal included in the internal electrode layers in a higher amount than the second region and the third region, the second region includes glass in a higher amount than the first region and the third region, and the third region includes copper in a higher amount than the first region and the second region.
-
公开(公告)号:US20220102078A1
公开(公告)日:2022-03-31
申请号:US17487353
申请日:2021-09-28
Applicant: Murata Manufacturing Co., Ltd.
Inventor: Keita KITAHARA , Yuta SAITO , Noriyuki OOKAWA , Riyousuke AKAZAWA , Takefumi TAKAHASHI , Masahiro WAKASHIMA , Yuta KUROSU , Akito MORI
Abstract: A multilayer ceramic capacitor includes a multilayer body including an inner layer portion including dielectric layers and internal electrode layers alternately laminated therein, two outer layer portions respectively provided on both sides of the inner layer portion in a lamination direction, and two side gap portions respectively provided on both side surfaces of the inner layer portion and the outer layer portions, in a width direction intersecting the lamination direction, and external electrodes respectively provided on both end surfaces of the multilayer body in a length direction intersecting the lamination direction and the width direction, and each connected to the internal electrode layers, wherein nickel and magnesium are segregated between the side gap portions and the outer layer portions.
-
公开(公告)号:US20220102075A1
公开(公告)日:2022-03-31
申请号:US17487346
申请日:2021-09-28
Applicant: Murata Manufacturing Co., Ltd.
Inventor: Keita KITAHARA , Yuta SAITO , Noriyuki OOKAWA , Riyousuke AKAZAWA , Takefumi TAKAHASHI , Masahiro WAKASHIMA , Yuta KUROSU , Akito MORI
Abstract: A multilayer ceramic capacitor includes a multilayer body including dielectric layers and internal electrode layers alternately laminated therein, base electrode layers respectively provided on both end surfaces of the multilayer body in a length direction intersecting a lamination direction, and each connected to the internal electrode layers and each including glass and copper, and plated layers respectively provided on an outer side of the base electrode layers. A protective layer including sulfur is provided between the glass included in the base electrode layers and the plated layers.
-
公开(公告)号:US20180096791A1
公开(公告)日:2018-04-05
申请号:US15723222
申请日:2017-10-03
Applicant: Murata Manufacturing Co., Ltd.
Inventor: Yasuhiro NISHISAKA , Akito MORI
CPC classification number: H01G4/2325 , H01G4/012 , H01G4/12 , H01G4/232 , H01G4/248 , H01G4/30 , H01G4/33
Abstract: A multilayer ceramic capacitor includes a laminate in which dielectric layers and internal electrodes are alternately stacked, and a pair of external electrodes provided on the corresponding surfaces of the laminate. The laminate includes first and second principal surfaces facing each other in its thickness direction, first and second end surfaces facing each other in its lengthwise direction, and first and second side surfaces facing each other in its width direction. The external electrodes each include a metal layer covering the internal electrodes extended to the corresponding one of the end surfaces, a baked layer including glass and metal covering the metal layer, and a plated film covering the baked layer.
-
公开(公告)号:US20240290546A1
公开(公告)日:2024-08-29
申请号:US18657890
申请日:2024-05-08
Applicant: Murata Manufacturing Co., Ltd.
Inventor: Keita KITAHARA , Yuta SAITO , Noriyuki OOKAWA , Riyousuke AKAZAWA , Takefumi TAKAHASHI , Masahiro WAKASHIMA , Yuta KUROSU , Akito MORI
CPC classification number: H01G4/30 , H01G4/008 , H01G4/012 , H01G4/1218
Abstract: In a multilayer ceramic capacitor, a positional deviation in a lamination direction between end portions in a width direction intersecting the lamination direction and a length direction, of two of internal electrode layers adjacent to each other in the lamination direction, is about 5 μm or less. A connection ratio N1/N0 at the middle portion thereof, and a connection ratio N2/N0 at the end portion thereof are about 90% or more, respectively, and a difference between N1/N0 and N2/N0 is about 10% or less.
-
公开(公告)号:US20240274356A1
公开(公告)日:2024-08-15
申请号:US18646890
申请日:2024-04-26
Applicant: Murata Manufacturing Co., Ltd.
Inventor: Takumi ENDOU , Sho WATANABE , Akito MORI , Masahiro WAKASHIMA
CPC classification number: H01G4/1218 , H01G4/008
Abstract: A multilayer ceramic capacitor includes dielectric layers made of a ceramic material and internal electrode layers laminated therein. The internal electrode layers each include dielectric columns provided therein. A solid solution layer in which S is solidly dissolved is provided at an interface between each of the dielectric columns and each of the internal electrode layers.
-
公开(公告)号:US20240029958A1
公开(公告)日:2024-01-25
申请号:US18375681
申请日:2023-10-02
Applicant: Murata Manufacturing Co., Ltd.
Inventor: Keita KITAHARA , Yuta SAITO , Noriyuki OOKAWA , Riyousuke AKAZAWA , Takefumi TAKAHASHI , Masahiro WAKASHIMA , Yuta KUROSU , Akito MORI
CPC classification number: H01G4/30 , H01G4/1218 , H01G4/008 , H01G4/012
Abstract: A multilayer ceramic capacitor includes a multilayer body including an inner layer portion including dielectric layers and internal electrode layers alternately laminated therein, two outer layer portions respectively provided on both sides of the inner layer portion in a lamination direction, and two side gap portions respectively provided on both side surfaces of the inner layer portion and the outer layer portions, in a width direction intersecting the lamination direction, and external electrodes respectively provided on both end surfaces of the multilayer body in a length direction intersecting the lamination direction and the width direction, and each connected to the internal electrode layers, wherein nickel and magnesium are segregated between the side gap portions and the outer layer portions.
-
公开(公告)号:US20230360856A1
公开(公告)日:2023-11-09
申请号:US18218303
申请日:2023-07-05
Applicant: Murata Manufacturing Co., Ltd.
Inventor: Keita KITAHARA , Yuta SAITO , Noriyuki OOKAWA , Riyousuke AKAZAWA , Takefumi TAKAHASHI , Masahiro WAKASHIMA , Yuta KUROSU , Akito MORI
CPC classification number: H01G4/30 , H01G4/012 , H01G4/008 , H01G4/1218
Abstract: A multilayer ceramic capacitor includes a multilayer body including dielectric layers and internal electrode layers alternately laminated therein, and external electrode layers respectively provided on both end surfaces of the multilayer body in a length direction intersecting a lamination direction, and each connected to the internal electrode layers, the external electrode layers each further including a base electrode layer including a first region, a second region, and a third region divided therein, in order from the multilayer body. The first region includes a metal included in the internal electrode layers in a higher amount than the second region and the third region, the second region includes glass in a higher amount than the first region and the third region, and the third region includes copper in a higher amount than the first region and the second region.
-
公开(公告)号:US20220139633A1
公开(公告)日:2022-05-05
申请号:US17495854
申请日:2021-10-07
Applicant: Murata Manufacturing Co., Ltd.
Inventor: Masahiro WAKASHIMA , Yuta SAITO , Akito MORI
Abstract: A multilayer ceramic capacitor package accommodating multilayer ceramic capacitors includes a carrier tape that is elongated and includes recess pockets at equal or substantially equal intervals in a longitudinal direction, a cover tape that is elongated and attached to the carrier tape to cover an opening of each of the pockets, and the multilayer ceramic capacitors respectively accommodated in the pockets. In the multilayer ceramic capacitor package, in adjacent multilayer ceramic capacitors, a difference in densities of surfaces on an opening side of the pockets is about 0% or more and about 4% or less.
-
-
-
-
-
-
-
-