中科微点-全球专利检索

  1. Login
  2. Sign Up

Search Results

44 records (took 0.019 seconds)

    INCREASING CANNY FILTER IMPLEMENTATION SPEED
    11.
    发明申请
    INCREASING CANNY FILTER IMPLEMENTATION SPEED 有权
    增加CANNY滤波器的实现速度

    公开(公告)号：US20150317532A1

    公开(公告)日：2015-11-05

    申请号：US14269380

    申请日：2014-05-05

    Applicant: QUALCOMM Incorporated

    Inventor： Kim-Chyan Gan ,  Mao Zeng ,  Lucian Codrescu

    IPC: G06K9/46 ,  G06T1/20

    CPC classification number: G06K9/46 ,  G06K9/4604 ,  G06K9/4609 ,  G06T1/20

    Abstract: A method includes receiving image data and performing a non-maximum suppression (NMS) operation on the image data. The method also includes initiating an edge tracking by hysteresis (ETH) operation on a portion of the image data prior to completion of the NMS operation.

    Abstract translation: 一种方法包括接收图像数据并对图像数据执行非最大抑制（NMS）操作。 该方法还包括在完成NMS操作之前通过对图像数据的一部分的滞后（ETH）操作来启动边缘跟踪。

    CYCLE SLICED VECTORS AND SLOT EXECUTION ON A SHARED DATAPATH
    12.
    发明申请
    CYCLE SLICED VECTORS AND SLOT EXECUTION ON A SHARED DATAPATH 审中-公开
    循环切片向量和分段执行在共享数据

    公开(公告)号：US20140281368A1

    公开(公告)日：2014-09-18

    申请号：US13829503

    申请日：2013-03-14

    Applicant: QUALCOMM INCORPORATED

    Inventor： Ajay Anant Ingle ,  Lucian Codrescu ,  David J. Hoyle ,  Jose Fridman ,  Marc M. Hoffman ,  Deepak Mathew

    IPC: G06F9/30

    CPC classification number: G06F9/3853

    Abstract: An example method for executing multiple instructions in one or more slots includes receiving a packet including multiple instructions and executing the multiple instructions in one or more slots in a time shared manner. Each slot is associated with an execution data path or a memory data path. An example method for executing at least one instruction in a plurality of phases includes receiving a packet including an instruction, splitting the instruction into a plurality of phases, and executing the instruction in the plurality of phases.

    Abstract translation: 用于在一个或多个时隙中执行多个指令的示例性方法包括接收包括多个指令的分组，并以时间共享的方式在一个或多个时隙中执行多个指令。 每个时隙与执行数据路径或存储器数据路径相关联。 用于执行多个阶段中的至少一个指令的示例性方法包括：接收包括指令的分组，将指令分解成多个阶段，以及执行多个阶段中的指令。

    Dedicated arithmetic encoding instruction
    17.
    发明授权
    Dedicated arithmetic encoding instruction 有权
    专用算术编码指令

    公开(公告)号：US09455743B2

    公开(公告)日：2016-09-27

    申请号：US14288018

    申请日：2014-05-27

    Applicant: QUALCOMM Incorporated

    Inventor： Bo Zhou ,  Mao Zeng ,  Erich James Plondke ,  Lucian Codrescu ,  Shu Xiao ,  Junchen Du ,  Suhail Jalil

    IPC: H03M7/00 ,  H03M7/40 ,  G06F9/30 ,  G06F9/38 ,  H04N19/91 ,  H04N19/13

    CPC classification number: H03M7/4018 ,  G06F9/30018 ,  G06F9/30025 ,  G06F9/3895 ,  H04N19/13 ,  H04N19/42 ,  H04N19/91

    Abstract: A method includes executing, at a processor, a dedicated arithmetic encoding instruction. The dedicated arithmetic encoding instruction accepts a plurality of inputs including a first range, a first offset, and a first state and produces one or more outputs based on the plurality of inputs. The method also includes storing a second state, realigning the first range to produce a second range, and realigning the first offset to produce a second offset based on the one or more outputs of the dedicated arithmetic encoding instruction.

    Abstract translation: 一种方法包括在处理器处执行专用算术编码指令。 专用算术编码指令接受包括第一范围，第一偏移和第一状态的多个输入，并且基于多个输入产生一个或多个输出。 该方法还包括存储第二状态，重新对准第一范围以产生第二范围，以及基于专用算术编码指令的一个或多个输出来重新对准第一偏移以产生第二偏移。

    Data cache way prediction
    18.
    发明授权
    Data cache way prediction 有权
    数据缓存方式预测

    公开(公告)号：US09367468B2

    公开(公告)日：2016-06-14

    申请号：US13741917

    申请日：2013-01-15

    Applicant: QUALCOMM Incorporated

    Inventor： Peter G. Sassone ,  Suresh K. Venkumahanti ,  Lucian Codrescu

    IPC: G06F12/16 ,  G06F12/08 ,  G06F9/345 ,  G06F9/38

    CPC classification number: G06F12/0864 ,  G06F9/3455 ,  G06F9/3832 ,  G06F2212/6082

    Abstract: In a particular embodiment, a method includes identifying one or more way prediction characteristics of an instruction. The method also includes selectively reading, based on identification of the one or more way prediction characteristics, a table to identify an entry of the table associated with the instruction that identifies a way of a data cache. The method further includes making a prediction whether a next access of the data cache based on the instruction will access the way.

    Abstract translation: 在特定实施例中，一种方法包括识别指令的一种或多种方式预测特性。 该方法还包括基于一个或多个方式预测特征的识别来选择性地读取用于标识与标识数据高速缓存的方式相关联的表的条目的表。 该方法还包括基于该指令来预测数据高速缓存的下一次访问是否将访问的方式。

    PARALLELIZATION OF SCALAR OPERATIONS BY VECTOR PROCESSORS USING DATA-INDEXED ACCUMULATORS IN VECTOR REGISTER FILES, AND RELATED CIRCUITS, METHODS, AND COMPUTER-READABLE MEDIA
    19.
    发明申请
    PARALLELIZATION OF SCALAR OPERATIONS BY VECTOR PROCESSORS USING DATA-INDEXED ACCUMULATORS IN VECTOR REGISTER FILES, AND RELATED CIRCUITS, METHODS, AND COMPUTER-READABLE MEDIA 审中-公开
    使用矢量寄存器文件中的数据索引累加器的矢量处理器和相关电路，方法和计算机可读介质的标量运算的并行化

    公开(公告)号：US20160026607A1

    公开(公告)日：2016-01-28

    申请号：US14486326

    申请日：2014-09-15

    Applicant: QUALCOMM Incorporated

    Inventor： Lucian Codrescu ,  Eric Wayne Mahurin

    IPC: G06F15/82 ,  G06F9/30

    CPC classification number: G06F15/82 ,  G06F9/3001 ,  G06F9/30098 ,  G06F9/30109 ,  G06F9/3012

    Abstract: Parallelization of scalar operations by vector processors using data-indexed accumulators in vector register files, related circuits, methods, and computer-readable media are disclosed. In one aspect, a vector processor comprises a vector register file providing a plurality of write ports and a plurality of vector registers each providing a plurality of accumulators. The vector processor receives an input data vector. For each of the plurality of write ports, the vector processor executes vector operation(s) for accessing an input data value of the input data vector, and determining, based on the input data value, a register index for a vector register among the plurality of vector registers, and an accumulator index for an accumulator among the plurality of accumulators of the vector register. Based on the register index, a register value is retrieved from the register index, and a scalar operation is performed based on the register value and the accumulator index.

    Abstract translation: 公开了使用向量寄存器文件，相关电路，方法和计算机可读介质中的数据索引累加器的矢量处理器的标量运算的并行化。 一方面，向量处理器包括提供多个写入端口的向量寄存器文件和多个向量寄存器，每个向量寄存器提供多个累加器。 向量处理器接收输入数据向量。 对于多个写入端口中的每一个，向量处理器执行用于访问输入数据向量的输入数据值的向量操作，并且基于输入数据值，确定多个写入端口中的向量寄存器的寄存器索引 矢量寄存器的多个累加器中的累加器的累加器索引。 基于寄存器索引，从寄存器索引检索寄存器值，并且基于寄存器值和累加器索引执行标量运算。

    Overlap checking for a translation lookaside buffer (TLB)
    20.
    发明授权
    Overlap checking for a translation lookaside buffer (TLB) 有权
    翻译后备缓冲区（TLB）的重叠检查

    公开(公告)号：US09208102B2

    公开(公告)日：2015-12-08

    申请号：US13741981

    申请日：2013-01-15

    Applicant: QUALCOMM Incorporated

    Inventor： Suresh K. Venkumahanti ,  Erich J. Plondke ,  Lucian Codrescu ,  Shane M. Mahon ,  Rahul R. Toley ,  Fadi A. Hamdan

    IPC: G06F12/10

    CPC classification number: G06F12/1027 ,  G06F12/1036 ,  G06F2212/652

    Abstract: An apparatus includes a translation lookaside buffer (TLB). The TLB includes at least one entry that includes an entry virtual address and an entry page size indication corresponding to an entry page. The apparatus also includes input logic configured to receive an input page size indication and an input virtual address corresponding to an input page. The apparatus further includes overlap checking logic configured to determine, based at least in part on the entry page size indication and the input page size indication, whether the input page overlaps the entry page.

    Abstract translation: 一种装置包括翻译后备缓冲器（TLB）。 TLB包括至少一个条目，其包括条目虚拟地址和对应于条目页面的条目页面大小指示。 该装置还包括被配置为接收输入页面大小指示和与输入页面相对应的输入虚拟地址的输入逻辑。 该装置还包括重叠检查逻辑，其被配置为至少部分地基于条目页面大小指示和输入页面大小指示来确定输入页面是否与入口页面重叠。

Patent Agency Ranking