-
公开(公告)号:US20230180625A1
公开(公告)日:2023-06-08
申请号:US17817441
申请日:2022-08-04
Applicant: Samsung Electronics Co., Ltd.
Inventor: Joonmyoung Lee , Junghwan Park , Jeong-Heon Park , Kyungil Hong
CPC classification number: H01L43/02 , H01L27/222 , H01L43/12
Abstract: A magnetic memory device includes a first magnetic pattern and a second magnetic pattern that are sequentially stacked on a substrate, a tunnel barrier pattern between the first magnetic pattern and the second magnetic pattern, a lower electrode between the substrate and the first magnetic pattern, a blocking pattern between the lower electrode and the first magnetic pattern, a metal oxide pattern between the blocking pattern and the first magnetic pattern, and a buffer pattern between the metal oxide pattern and the first magnetic pattern. The lower electrode, the blocking pattern, the metal oxide pattern, and the buffer pattern include first, second, third, and fourth non-magnetic metals, respectively. The metal oxide pattern has an amorphous phase.
-
公开(公告)号:US11502082B2
公开(公告)日:2022-11-15
申请号:US16902338
申请日:2020-06-16
Applicant: SAMSUNG ELECTRONICS CO., LTD.
Inventor: Ho-In Ryu , Taiheui Cho , Keunnam Kim , Kyehee Yeom , Junghwan Park , Hyeon-Woo Jang
IPC: H01L27/105 , H01L27/108 , H01L29/423 , H01L21/768
Abstract: A semiconductor device includes a substrate including a cell region and a peripheral region, a cell gate electrode buried in a groove crossing a cell active portion of the cell region, a cell line pattern crossing over the cell gate electrode, the cell line pattern being connected to a first source/drain region in the cell active portion at a side of the cell gate electrode, a peripheral gate pattern crossing over a peripheral active portion of the peripheral region, a planarized interlayer insulating layer on the substrate around the peripheral gate pattern, and a capping insulating layer on the planarized interlayer insulating layer and a top surface of the peripheral gate pattern, the capping insulating layer including an insulating material having an etch selectivity with respect to the planarized interlayer insulating layer.
-
公开(公告)号:US20210043833A1
公开(公告)日:2021-02-11
申请号:US16840741
申请日:2020-04-06
Applicant: Samsung Electronics Co., Ltd.
Inventor: Jungmin Lee , Younghyun Kim , Junghwan Park , Sechung Oh , Kyungil Hong
Abstract: In a method of manufacturing a magnetoresistive random access memory, a memory structure may be formed on a substrate. The memory structure may include a lower electrode, a magnetic tunnel junction (MTJ) structure, and an upper electrode sequentially stacked. A protection layer including silicon nitride may be formed to cover a surface of the memory structure. The protection layer may be formed by a chemical vapor deposition process using plasma and introducing deposition gases including a silicon source gas, a nitrogen source gas containing no hydrogen and a dissociation gas. Damages of the MTJ structure may be decreased during forming the protection layer. Thus, the MRAM may have improved characteristics.
-
公开(公告)号:US10714478B2
公开(公告)日:2020-07-14
申请号:US16532857
申请日:2019-08-06
Applicant: SAMSUNG ELECTRONICS CO., LTD.
Inventor: Ho-In Ryu , Taiheui Cho , Keunnam Kim , Kyehee Yeom , Junghwan Park , Hyeon-Woo Jang
IPC: H01L27/105 , H01L27/108 , H01L29/423 , H01L21/768
Abstract: A semiconductor device includes a substrate including a cell region and a peripheral region, a cell gate electrode buried in a groove crossing a cell active portion of the cell region, a cell line pattern crossing over the cell gate electrode, the cell line pattern being connected to a first source/drain region in the cell active portion at a side of the cell gate electrode, a peripheral gate pattern crossing over a peripheral active portion of the peripheral region, a planarized interlayer insulating layer on the substrate around the peripheral gate pattern, and a capping insulating layer on the planarized interlayer insulating layer and a top surface of the peripheral gate pattern, the capping insulating layer including an insulating material having an etch selectivity with respect to the planarized interlayer insulating layer.
-
公开(公告)号:US10056339B2
公开(公告)日:2018-08-21
申请号:US15628349
申请日:2017-06-20
Applicant: SAMSUNG ELECTRONICS CO., LTD.
Inventor: Hyeon-Woo Jang , Junghwan Park , Ramakanth Kappaganthu , Sungjin Kim , Junyong Noh , Jung-Hoon Han , Seung Soo Kim , Sungjin Kim , Sojung Lee
CPC classification number: H01L23/562 , H01L23/585 , H01L2924/3512
Abstract: A semiconductor device includes a substrate, a first insulation layer, data storage elements, a contact plug, and a first dummy dam. The first insulation layer is on the substrate and includes a pad region and a peripheral region adjacent to the pad region. The data storage elements are on the pad region of the first insulation layer. The contact plug penetrates the first insulation layer on the peripheral region. The first dummy dam penetrates the first insulation layer and is disposed between the data storage elements and the contact plug.
-
公开(公告)号:US11683992B2
公开(公告)日:2023-06-20
申请号:US17134456
申请日:2020-12-27
Applicant: Samsung Electronics Co., Ltd.
Inventor: Hyungjong Jeong , Ki Woong Kim , Younghyun Kim , Junghwan Park , Byoungjae Bae , Se Chung Oh , Jungmin Lee , Kyungil Hong
CPC classification number: H01L43/02 , H01L27/222 , H01L43/12
Abstract: A magnetic memory device may include an interlayer insulating layer on a substrate, a bottom electrode contact disposed in the interlayer insulating layer, and a magnetic tunnel junction pattern on the bottom electrode contact. The bottom electrode contact may include a second region and a first region, which are sequentially disposed in a first direction perpendicular to a top surface of the substrate so that the second region is between the first region and the top surface of the substrate. A first width of the first region may be smaller than a second width of the second region, when measured in a second direction parallel to the top surface of the substrate.
-
17.
公开(公告)号:US11600662B2
公开(公告)日:2023-03-07
申请号:US17582628
申请日:2022-01-24
Applicant: Samsung Electronics Co., Ltd.
Inventor: Junghwan Park , Younghyun Kim , Se Chung Oh , Jungmin Lee , Kyungil Hong
Abstract: Data storage devices are provided. A data storage device includes a memory transistor on a substrate and a data storage structure electrically connected to the memory transistor. The data storage structure includes a magnetic tunnel junction pattern and a top electrode on the magnetic tunnel junction pattern. The top electrode includes a first top electrode and a second top electrode on the first top electrode, and the first and second top electrodes include the same metal nitride. The first top electrode includes first crystal grains of the metal nitride, and the second top electrode includes second crystal grains of the metal nitride. In a section of the top electrode, the number of the first crystal grains per a unit length is greater than the number of the second crystal grains per the unit length.
-
18.
公开(公告)号:US11271037B2
公开(公告)日:2022-03-08
申请号:US16803574
申请日:2020-02-27
Applicant: Samsung Electronics Co., Ltd.
Inventor: Junghwan Park , Younghyun Kim , Se Chung Oh , Jungmin Lee , Kyungil Hong
Abstract: Data storage devices are provided. A data storage device includes a memory transistor on a substrate and a data storage structure electrically connected to the memory transistor. The data storage structure includes a magnetic tunnel junction pattern and a top electrode on the magnetic tunnel junction pattern. The top electrode includes a first top electrode and a second top electrode on the first top electrode, and the first and second top electrodes include the same metal nitride. The first top electrode includes first crystal grains of the metal nitride, and the second top electrode includes second crystal grains of the metal nitride. In a section of the top electrode, the number of the first crystal grains per a unit length is greater than the number of the second crystal grains per the unit length.
-
-
-
-
-
-
-