CONTROLLED METAL EXTRUSION OPENING IN SEMICONDUCTOR STRUCTURE AND METHOD OF FORMING
    62.
    发明申请
    CONTROLLED METAL EXTRUSION OPENING IN SEMICONDUCTOR STRUCTURE AND METHOD OF FORMING 有权
    半导体结构中的控制金属挤压开口和形成方法

    公开(公告)号:US20140246777A1

    公开(公告)日:2014-09-04

    申请号:US13783943

    申请日:2013-03-04

    Abstract: Aspects of the present invention relate to a controlled metal extrusion opening in a semiconductor structure. Various embodiments include a semiconductor structure. The structure includes an aluminum layer. The aluminum layer includes an aluminum island within the aluminum layer, and a lateral extrusion receiving opening extending through the aluminum layer adjacent the aluminum island. The opening includes a lateral extrusion of the aluminum layer of the semiconductor structure. Additional embodiments include a method of forming a semiconductor structure. The method can include forming an aluminum layer over a titanium layer. The aluminum layer includes an aluminum island within the aluminum layer. The method can also include forming an opening extending through the aluminum layer adjacent the aluminum island within the aluminum layer. The opening includes a lateral extrusion of the aluminum layer of the semiconductor layer.

    Abstract translation: 本发明的方面涉及半导体结构中的受控金属挤压开口。 各种实施例包括半导体结构。 该结构包括铝层。 铝层包括在铝层内的铝岛,以及横向挤压接收开口,其延伸穿过靠近铝岛的铝层。 该开口包括半导体结构的铝层的横向挤压。 另外的实施例包括形成半导体结构的方法。 该方法可以包括在钛层上形成铝层。 铝层包括铝层内的铝岛。 该方法还可以包括在铝层内形成延伸穿过邻近铝岛的铝层的开口。 该开口包括半导体层的铝层的侧向挤压。

    Method of fabricating thermally controlled refractory metal resistor
    63.
    发明授权
    Method of fabricating thermally controlled refractory metal resistor 有权
    制造耐热难熔金属电阻的方法

    公开(公告)号:US08765568B2

    公开(公告)日:2014-07-01

    申请号:US14048629

    申请日:2013-10-08

    Abstract: A structure and method of fabricating the structure includes a semiconductor substrate having a top surface defining a horizontal direction and a plurality of interconnect levels stacked from a lowermost level proximate the top surface of the semiconductor substrate to an uppermost level furthest from the top surface. Each of the interconnect levels include vertical metal conductors physically connected to one another in a vertical direction perpendicular to the horizontal direction. The vertical conductors in the lowermost level being physically connected to the top surface of the substrate, and the vertical conductors forming a heat sink connected to the semiconductor substrate. A resistor is included in a layer immediately above the uppermost level. The vertical conductors being aligned under a downward vertical resistor footprint of the resistor, and each interconnect level further include horizontal metal conductors positioned in the horizontal direction and being connected to the vertical conductors.

    Abstract translation: 制造该结构的结构和方法包括:半导体衬底,其具有限定水平方向的顶表面和从最接近半导体衬底的顶表面的最底层到距离顶表面最远的最高水平层叠的多个互连层。 每个互连层包括在垂直于水平方向的垂直方向上彼此物理连接的垂直金属导体。 最底层的垂直导体物理地连接到衬底的顶表面,垂直导体形成连接到半导体衬底的散热片。 一个电阻器被包含在最上层的上方的层中。 垂直导体在电阻器的向下垂直电阻器占位面下对准,并且每个互连级别还包括位于水平方向上并且连接到垂直导体的水平金属导体。

Patent Agency Ranking