利索-全球专利检索

  1. 登录
  2. 注册

搜索结果

139 条记录 (耗时 0.046 秒)

    Apparatus and method for antenna management
    62.
    发明授权
    Apparatus and method for antenna management 有权
    天线管理的装置和方法

    公开(公告)号：US09042305B2

    公开(公告)日：2015-05-26

    申请号：US13982318

    申请日：2012-01-16

    申请人： Xin Guo

    发明人： Xin Guo

    IPC分类号： H04Q7/00 ,  H04L5/00 ,  H04W16/10

    CPC分类号： H04W16/14 ,  H04L5/0037 ,  H04W16/10 ,  H04W74/04

    摘要： A method and apparatus for antenna management. The method includes: collecting resource use status data from managed access networks; selecting access networks participating in antenna scheduling from the managed access networks according to the resource use status data to compose an antenna scheduling set, access networks using same spectrum resources composed in the same antenna scheduling set; dividing radio links of each access network in the antenna scheduling set into one or more radio link clusters; allocating radio resources to every radio link cluster in the antenna scheduling set so mutual interferences among all radio link clusters in the antenna scheduling set are within a preset range; and sending radio resource allocation results to the access network to which the radio link clusters belong. The method and apparatus enable as many access networks as possible to work at the same time within an interference allowed range using same spectrum resources.

    摘要翻译： 一种用于天线管理的方法和装置。 该方法包括：从托管接入网收集资源使用状态数据; 根据资源使用状态数据从受管接入网络中选择参与天线调度的接入网络，以组成天线调度集，使用在相同天线调度集中组成的相同频谱资源的接入网络; 将天线调度集中的每个接入网络的无线电链路划分成一个或多个无线电链路群集; 为天线调度集中的每个无线电链路簇分配无线电资源，使得天线调度集中的所有无线电链路簇之间的相互干扰在预设范围内; 并向无线链路集群所属的接入网发送无线资源分配结果。 该方法和装置使得能够使用相同的频谱资源尽可能多的接入网络在干扰允许的范围内同时工作。

    Erase Management in Memory Systems
    63.
    发明申请
    Erase Management in Memory Systems 有权
    擦除内存系统管理

    公开(公告)号：US20150026386A1

    公开(公告)日：2015-01-22

    申请号：US13943762

    申请日：2013-07-16

    申请人： Yogesh B. Wakchaure ,  David J. Pelster ,  Xin Guo

    发明人： Yogesh B. Wakchaure ,  David J. Pelster ,  Xin Guo

    IPC分类号： G06F12/02

    CPC分类号： G06F12/0246 ,  G06F2212/1036 ,  G06F2212/7204 ,  G06F2212/7205 ,  G06F2212/7207 ,  G06F2212/7208 ,  G06F2212/7209 ,  G06F2212/7211 ,  G11C11/5635 ,  G11C16/10 ,  G11C16/102 ,  G11C16/16 ,  G11C16/32 ,  G11C16/349 ,  G11C16/3495

    摘要： Computer processor hardware receives notification that data stored in a region of storage cells in a non-volatile memory system stores invalid data. In response to the notification, the computer processor hardware marks the region as storing invalid data. The computer processor hardware controls the magnitude of erase dwell time (i.e., the amount of time that one or more cells are set to an erased state) associated with overwriting of the invalid data in the storage cells with replacement data. For example, to re-program respective storage cells, the data manager must erase the storage cells and then program the storage cells with replacement data. The data management logic can control the erase dwell time to be less than a threshold time value to enhance a life of the non-volatile memory system.

    摘要翻译： 计算机处理器硬件接收存储在非易失性存储器系统中的存储单元区域中的数据存储无效数据的通知。 响应于该通知，计算机处理器硬件将该区域标记为存储无效数据。 计算机处理器硬件控制与用替换数据重写存储单元中的无效数据相关联的擦除驻留时间的大小（即，一个或多个单元被设置为擦除状态的时间量）。 例如，为了重新编程各个存储单元，数据管理器必须擦除存储单元，然后用替换数据对存储单元进行编程。 数据管理逻辑可以将擦除停留时间控制为小于阈值时间值以增强非易失性存储器系统的寿命。

    Extended select gate lifetime
    64.
    发明授权
    Extended select gate lifetime 有权
    扩展选择栅极寿命

    公开(公告)号：US08929151B2

    公开(公告)日：2015-01-06

    申请号：US14313155

    申请日：2014-06-24

    申请人： Yogesh Wakchaure ,  Kiran Pangal ,  Xin Guo ,  Qingru Meng ,  Hanmant P Belgal

    发明人： Yogesh Wakchaure ,  Kiran Pangal ,  Xin Guo ,  Qingru Meng ,  Hanmant P Belgal

    IPC分类号： G11C16/16 ,  G11C16/10 ,  G11C16/26 ,  H01L27/115

    CPC分类号： G11C16/14 ,  G11C16/0483 ,  G11C16/06 ,  G11C16/10 ,  G11C16/102 ,  G11C16/16 ,  G11C16/26 ,  G11C16/3418 ,  G11C16/3445 ,  G11C29/028 ,  H01L27/115

    摘要： A flash memory device may include two or more flash memory cells organized as a NAND string in a block of flash memory cells, and flash cells, coupled to the NAND string at opposite ends, to function as select gates. The flash memory device may be capable of providing information related to a voltage threshold of the select gates to a flash controller, erasing the flash cells that function as select gates in response to a select gate erase command, and programming the flash cells that function as select gates in response to a select gate program command. A flash controller may be coupled to the flash memory device, and is capable of sending the select gate erase commend to the flash memory device if the information provided by the flash memory device indicates that the voltage threshold of at least one of the select gates is above a predetermined voltage level, and sending the select gate program command to the flash memory device if the information provided by the flash memory device indicates that the voltage threshold of at least one of the select gates is outside of a predetermined voltage range.

    摘要翻译： 闪存器件可以包括在快闪存储器单元块中被组织为NAND串的两个或更多个闪存单元，以及在相对端耦合到NAND串的闪存单元，用作选择门。 闪速存储器件可以能够向闪存控制器提供与选通门的电压阈值相关的信息，擦除响应于选择栅极擦除命令而用作选择栅极的闪存单元，以及编程用作 响应于选择门程序命令选择门。 闪存控制器可以耦合到闪存设备，并且如果闪存设备提供的信息指示至少一个选择门的电压阈值是 如果由闪速存储器件提供的信息指示至少一个选择门的电压阈值在预定电压范围之外，则将选择门程序命令发送到闪速存储器件。

    DATA INTEGRITY MANAGEMENT IN MEMORY SYSTEMS
    65.
    发明申请
    DATA INTEGRITY MANAGEMENT IN MEMORY SYSTEMS 有权
    内存系统中的数据完整性管理

    公开(公告)号：US20140281813A1

    公开(公告)日：2014-09-18

    申请号：US13798370

    申请日：2013-03-13

    申请人： Yogesh B. Wakchaure ,  Xin Guo ,  Robert E. Frickey

    发明人： Yogesh B. Wakchaure ,  Xin Guo ,  Robert E. Frickey

    IPC分类号： G06F11/10

    CPC分类号： G06F11/108

    摘要： Data management logic allocates a portion such as a single plane of a respective multi-plane non-volatile memory device to store parity information for corresponding data striped across multiple planes of multiple non-volatile memory devices. According to one configuration, the data management logic as discussed herein generates parity data based on (a data stripe of) non-parity data stored in multiple planes of multiple different memory devices. The data management logic stores the parity data in the storage plane allocated to store the parity information. Additional configurations include: reserving a parity block amongst multiple non-parity data blocks to store parity data and reserving a parity page amongst multiple non-parity data pages to store parity data.

    摘要翻译： 数据管理逻辑分配诸如相应的多平面非易失性存储器设备的单个平面的部分以存储用于在多个非易失性存储器设备的多个平面上条带化的相应数据的奇偶校验信息。 根据一种配置，本文所讨论的数据管理逻辑基于存储在多个不同存储器件的多个平面中的非奇偶校验数据（的数据条带）生成奇偶校验数据。 数据管理逻辑将奇偶校验数据存储在分配用于存储奇偶校验信息的存储平面中。 其他配置包括：在多个非奇偶校验数据块之间保留奇偶校验块以存储奇偶校验数据并且在多个非奇偶校验数据页之间保留奇偶校验页以存储奇偶校验数据。

    Touch mouse
    67.
    发明授权
    Touch mouse 失效
    触摸鼠标

    公开(公告)号：US08558810B2

    公开(公告)日：2013-10-15

    申请号：US13334068

    申请日：2011-12-22

    申请人： Xin Guo

    发明人： Xin Guo

    IPC分类号： G06F3/041 ,  G06F3/033 ,  G09G5/00

    CPC分类号： G06F3/0386 ,  G06F3/042 ,  G06F3/0433 ,  G06F3/046

    摘要： A touch device includes a touch panel, a stylus, a measuring wave transmitter sleeved the stylus and transmitting measuring waves, a frame surrounding the touch panel, three sensors embedded in the frame, and a processor electrically connected to the three sensors. The processor stores a coordinate system and location points of the three sensors, and calculates a location point (x, y) of the stylus according to √{square root over ((x−x11)2+(y−y11)2)}{square root over ((x−x11)2+(y−y11)2)}=√{square root over ((x−x12)2+(y−y12)2)}{square root over ((x−x12)2+(y−y12)2)}−ΔT1×V=√{square root over ((x−x13)2+(y−y13)2)}{square root over ((x−x13)2+(y−y13)2)}−ΔT2×V, wherein ΔT1 is time interval between a first time point when one sensor receives the measuring waves and a second time point when another sensor receives the measuring waves, ΔT2 is time interval between the first time point and a third time point when the remaining sensor receives the measuring waves, (x11, y11), (x12, y12), (x13, y13) are location points of the sensors receiving the measuring waves at the first, second and third time points, V is transmitting speed of the measuring waves.

    摘要翻译： 触摸装置包括触摸面板，触控笔，测针传感器，袖口和传送测量波，围绕触摸面板的框架，嵌入在框架中的三个传感器，以及与三个传感器电连接的处理器。 处理器存储三个传感器的坐标系和位置点，并根据√{平方根（（x-x11）2+（y-y11）2）}计算触控笔的位置点（x，y） （（x-x12）2+（y-y12）2）} {平方根超过（（x-x11）2+（y-y11）2）} = （x-x13）2+（y-y12）2）} - DeltaT1×V =√{（x-x13）2+（y-y13）2）} { （y-y13）2）}-ΔT2×V，其中DeltaT1是当一个传感器接收到测量波的第一时间点与另一个传感器接收测量波的第二个时间点之间的时间间隔时，DeltaT2是第一个 （x11，y11），（x12，y12），（x13，y13）是接收第一，第二和第三个测量波的测量波的传感器的位置点的时间点和第三时间点 时间点，V是测量波的传输速度。

    METHOD AND APPARATUS FOR CONFIGURING COMMUNICATION RESOURCE SETS AND METHOD AND SYSTEM OF RESOURCE MANAGEMENT
    69.
    发明申请
    METHOD AND APPARATUS FOR CONFIGURING COMMUNICATION RESOURCE SETS AND METHOD AND SYSTEM OF RESOURCE MANAGEMENT 有权
    用于配置通信资源集的方法和装置以及资源管理方法和系统

    公开(公告)号：US20130136101A1

    公开(公告)日：2013-05-30

    申请号：US13816285

    申请日：2011-09-09

    申请人： Xin Guo

    发明人： Xin Guo

    IPC分类号： H04W28/18

    CPC分类号： H04W28/18 ,  H04W72/06 ,  H04W72/10

    摘要： A method for configuring a wireless communication resource set, a resource set configuration apparatus, a method and system of wireless communication resource management, and a base station with the system of wireless communication resource management are provided, wherein the method for configuring wireless communication resource sets includes: ordering the resource sets according to the preset mode; dividing the ordered resource sets into segments, wherein the segments include segments with different types and different functions; and further dividing the segments into sections, wherein every section is used for a corresponding type of service.

    摘要翻译： 提供了一种用于配置无线通信资源集合的方法，资源集配置装置，无线通信资源管理的方法和系统以及具有无线通信资源管理系统的基站，其中配置无线通信资源集合的方法 包括：根据预设模式对资源集进行排序; 将有序资源集合划分成段，其中段包括具有不同类型和不同功能的段; 并且进一步将这些段分成多个部分，其中每个部分用于相应类型的服务。