-
公开(公告)号：US20190295220A1
公开(公告)日：2019-09-26
申请号：US16438876
申请日：2019-06-12
Applicant: TEXAS INSTRUMENTS INCORPORATED
Inventor： Shashank Dabral , Mihir Narendra Mody , Denis Beaudoin , Niraj Nandan , Gang Hua
Abstract: A method of de-mosaicing pixel data from an image processor includes generating a pixel block that includes a plurality of image pixels. The method also includes determining a first image gradient between a first set of pixels of the pixel block and a second image gradient between a second set of pixels of the pixel block. The method also includes determining a first adaptive threshold value based on intensity of a third set of pixels of the pixel block. The pixels of the third set of pixels are adjacent to one another. The method also includes filtering the pixel block in a vertical, horizontal, or neutral direction based on the first and second image gradients and the first adaptive threshold value utilizing a plurality of FIR filters to generate a plurality of component images.
-
公开(公告)号：US10148888B2
公开(公告)日：2018-12-04
申请号：US15157568
申请日：2016-05-18
Applicant: Texas Instruments Incorporated
Inventor： Shashank Dabral , Rajasekhar Reddy Allu
Abstract: Disclosed examples include integrated circuits, merge circuits and methods of processing multiple-exposure image data, in which a single pre-processing circuit is used for pre-processing first input exposure data associated with a first exposure of the image, and then for pre-processing second input exposure data associated with a second exposure of the image, and the first and second pre-processed exposure data are merged to generate merged image data for tone mapping and other post-processing. An example merge circuit includes a configurable gain circuit to apply a gain to the first and/or second exposure data, as well as a configurable weighting circuit with a weight calculation circuit and a motion adaptive filter circuit to compute a first and second weight values for merging the pre-processed first and second exposure data.
-
公开(公告)号：US09704269B2
公开(公告)日：2017-07-11
申请号：US14550671
申请日：2014-11-21
Applicant: Texas Instruments Incorporated
Inventor： Shashank Dabral , Hamid Rahim Sheikh , Rajasekhar Reddy Allu
CPC classification number: G06T9/00 , G06T1/20 , G06T5/007 , G06T2207/20208
Abstract: An image processor capable of processing wide-dynamic-range (WDR) image data using a native 12-bit image pipe. In one embodiment, the processor receives compressed wide-dynamic-range image data from a WDR image sensor. The compressed wide-dynamic-range image data is decompanded. Long-exposure image data is then extracted from the decompanded image data, and pre-processing is performed on the long-exposure image data. Short-exposure image data is also extracted from the decompanded image data, and pre-processing is performed on the short-exposure image data. The pre-processed long-exposure image data is merged with the pre-processed short-exposure image data. Tone mapping is performed on the merged image data.
-
64.发明申请公开(公告)号：US20160119575A1
公开(公告)日：2016-04-28
申请号：US14920932
申请日：2015-10-23
Applicant: Texas Instruments Incorporated
Inventor： Shashank Dabral
CPC classification number: H04N5/2353 , H04N5/23232 , H04N5/2355 , H04N5/77
Abstract: Methods and integrated circuits to process image data from single or multiple digital overlap (DOL) wide dynamic range (WDR) sensors, in which first received pixel data associated with a first exposure of a sensor image is stored in a DDR memory circuit, second received pixel data associated with a second exposure of the image is stored in the first buffer, third received pixel data associated with a third exposure of the image is stored in a second buffer, and fourth received pixel data associated with a fourth exposure of the image is provided to a merge circuit, and merged pixel data is stored in a dynamically partitioned line buffer for processing by an image pipeline circuit to facilitate interfacing multiple DOL WDR sensors in an interleaved fashion.
Abstract translation: 用于处理来自单个或多个数字重叠（DOL）宽动态范围（WDR）传感器的图像数据的方法和集成电路，其中与传感器图像的第一曝光相关联的第一接收像素数据被存储在DDR存储器电路中，第二接收 与图像的第二曝光相关联的像素数据被存储在第一缓冲器中，与图像的第三曝光相关联的第三接收像素数据被存储在第二缓冲器中，并且与图像的第四曝光相关联的第四接收像素数据是 提供给合并电路，并且合并的像素数据被存储在动态分割的行缓冲器中，用于由图像流水线电路进行处理，以便以交错方式连接多个DOL WDR传感器。
-
公开(公告)号：US20250030952A1
公开(公告)日：2025-01-23
申请号：US18908046
申请日：2024-10-07
Applicant: Texas Instruments Incorporated
Inventor： Gang Hua , Shashank Dabral , Mihir Narendra Mody , Rajasekhar Reddy Allu , Niraj Nandan
IPC: H04N23/88 , H04N9/78 , H04N23/71 , H04N23/741 , H04N23/76
Abstract: Local automatic white balance (AWB) of wide dynamic range (WDR) images is provided. Methods and systems include collecting, by an image signal processor (ISP), statistics for local AWB from at least one wide dynamic range (WDR) image received by the ISP; generating, by a processor, based on the statistics, local gain lookup tables (LUTs), one for each color channel represented in the WDR image(s), each local gain LUT providing a correlation between gain and intensity; and storing the local gain LUTs. Further processing includes, for each of multiple pixels of a WDR image to be output calculating an intensity value, accessing the local gain LUT for the color channel corresponding to that pixel using the calculated intensity value to identify a corresponding local gain value, and applying the local gain value to that pixel.
-
Patent Agency Ranking
公开(公告)号：US12143733B2
公开(公告)日：2024-11-12
申请号：US18194762
申请日：2023-04-03
Applicant: Texas Instruments Incorporated
Inventor： Gang Hua , Shashank Dabral , Mihir Narendra Mody , Rajasekhar Reddy Allu , Niraj Nandan
IPC: H04N23/88 , H04N9/78 , H04N23/71 , H04N23/741 , H04N23/76
Abstract: Local automatic white balance (AWB) of wide dynamic range (WDR) images is provided. Methods and systems include collecting, by an image signal processor (ISP), statistics for local AWB from at least one wide dynamic range (WDR) image received by the ISP; generating, by a processor, based on the statistics, local gain lookup tables (LUTs), one for each color channel represented in the WDR image(s), each local gain LUT providing a correlation between gain and intensity; and storing the local gain LUTs. Further processing includes, for each of multiple pixels of a WDR image to be output calculating an intensity value, accessing the local gain LUT for the color channel corresponding to that pixel using the calculated intensity value to identify a corresponding local gain value, and applying the local gain value to that pixel.
-
公开(公告)号：US11962914B2
公开(公告)日：2024-04-16
申请号：US17168224
申请日：2021-02-05
Applicant: Texas Instruments Incorporated
Inventor： Shashank Dabral
IPC: H04N5/235 , H04N5/77 , H04N23/73 , H04N23/741 , H04N23/743 , H04N23/951
CPC classification number: H04N23/73 , H04N5/77 , H04N23/741 , H04N23/743 , H04N23/951
Abstract: Methods and integrated circuits to process image data from single or multiple digital overlap (DOL) wide dynamic range (WDR) sensors, in which first received pixel data associated with a first exposure of a sensor image is stored in a DDR memory circuit, second received pixel data associated with a second exposure of the image is stored in the first buffer, third received pixel data associated with a third exposure of the image is stored in a second buffer, and fourth received pixel data associated with a fourth exposure of the image is provided to a merge circuit, and merged pixel data is stored in a dynamically partitioned line buffer for processing by an image pipeline circuit to facilitate interfacing multiple DOL WDR sensors in an interleaved fashion.
-
公开(公告)号：US11949995B2
公开(公告)日：2024-04-02
申请号：US17895191
申请日：2022-08-25
Applicant: TEXAS INSTRUMENTS INCORPORATED
Inventor： Shashank Dabral , Mihir Narendra Mody , Denis Beaudoin , Niraj Nandan , Gang Hua
IPC: H04N23/84 , G06T3/40 , G06T3/4015 , G06T3/403 , G06T5/00 , H04N25/13 , H04N25/131
CPC classification number: H04N23/843 , G06T3/4015 , G06T3/403 , G06T5/00 , G06T2207/20012 , G06T2207/20192 , H04N25/131 , H04N25/134 , H04N25/135 , H04N2209/046
Abstract: A method of de-mosaicing pixel data from an image processor includes generating a pixel block that includes a plurality of image pixels. The method also includes determining a first image gradient between a first set of pixels of the pixel block and a second image gradient between a second set of pixels of the pixel block. The method also includes determining a first adaptive threshold value based on intensity of a third set of pixels of the pixel block. The pixels of the third set of pixels are adjacent to one another. The method also includes filtering the pixel block in a vertical, horizontal, or neutral direction based on the first and second image gradients and the first adaptive threshold value utilizing a plurality of FIR filters to generate a plurality of component images.
-
公开(公告)号：US11915442B2
公开(公告)日：2024-02-27
申请号：US17474489
申请日：2021-09-14
Applicant: TEXAS INSTRUMENTS INCORPORATED
Inventor： Rajasekhar Reddy Allu , Niraj Nandan , Mihir Narendra Mody , Gang Hua , Brian Okchon Chae , Shashank Dabral , Hetul Sanghvi , Vikram VijayanBabu Appia , Sujith Shivalingappa
CPC classification number: G06T7/60 , G06T5/006 , G06T5/40 , G06T7/11 , G06T2207/10024 , G06T2207/20021
Abstract: An apparatus and method for geometrically correcting an arbitrary shaped input frame and generating an undistorted output frame. The method includes capturing arbitrary shaped input images with multiple optical devices and processing the images, identifying redundant blocks and valid blocks in each of the images, allocating an output frame with an output frame size and dividing the output frame into regions shaped as a rectangle, programming the apparatus and disabling processing for invalid blocks in each of the regions, fetching data corresponding to each of the valid blocks and storing in an internal memory, interpolating data for each of the regions with stitching and composing the valid blocks for the output frame and displaying the output frame on a display module.
-
公开(公告)号：US11875450B2
公开(公告)日：2024-01-16
申请号：US17853220
申请日：2022-06-29
Applicant: TEXAS INSTRUMENTS INCORPORATED
Inventor： Shashank Dabral , Vikram Appia , Hemant Hariyani , Lucas Weaver
CPC classification number: G06T15/20 , G06T1/20 , G06T5/006 , G06T7/40 , G06T15/04 , H04N13/111 , B60R1/00 , B60R2300/105 , B60R2300/30 , B60R2300/306 , G06T2207/30252
Abstract: A system on a chip (SoC) includes a digital signal processor (DSP) and a graphics processing unit (GPU) coupled to the DSP. The DSP is configured to receive a stream of received depth measurements and generate a virtual bowl surface based on the stream of received depth measurements. The DSP is also configured to generate a bowl to physical camera mapping based on the virtual bowl surface. The GPU is configured to receive a first texture and receive a second texture. The GPU is also configured to perform physical camera to virtual camera transformation on the first texture and on the second texture, based on the bowl to physical camera mapping, to generate an output image.
-
-
-
-
-
-
-
-
-
Search Results
85
records
(took 0.016 seconds)
