利索-全球专利检索

  1. 登录
  2. 注册

搜索结果

84 条记录 (耗时 0.026 秒)

    Apparatus and method for controlling a screen display in portable terminal
    1.
    发明授权
    Apparatus and method for controlling a screen display in portable terminal 有权
    用于控制便携式终端中的屏幕显示的装置和方法

    公开(公告)号：US09229631B2

    公开(公告)日：2016-01-05

    申请号：US13335687

    申请日：2011-12-22

    申请人： Hyun-Chul Woo ,  Moon-Ki Huh ,  Jung-Sik Kim

    发明人： Hyun-Chul Woo ,  Moon-Ki Huh ,  Jung-Sik Kim

    IPC分类号： G09G5/00 ,  G06F3/0488 ,  G06F3/01 ,  G06F3/0481 ,  G06T3/40

    CPC分类号： G06F3/04847 ,  G06F3/017 ,  G06F3/0481 ,  G06F3/04883 ,  G06F2203/04806 ,  G06F2203/04808 ,  G06T3/40

    摘要： An apparatus and method for controlling a screen display in a portable terminal are provided. The apparatus includes a display unit, an input unit, a memory unit, a magnification identifying unit, and a controller. The display unit displays a screen display having a controlled magnification level. The input unit sets a zoom-in or zoom-out point on the screen display. The memory unit stores reference information for determining a zoom-in or zoom-out magnification level of the screen display. The magnification identifying unit measures a tilt of the portable terminal, and determines control or non-control of a magnification level of the screen display using the measured tilt. The controller controls the screen display according to the identified magnification level.

    摘要翻译： 提供一种用于控制便携式终端中的屏幕显示的装置和方法。 该装置包括显示单元，输入单元，存储单元，倍率识别单元和控制器。 显示单元显示具有受控放大级别的屏幕显示。 输入单元在屏幕显示上设置放大或缩小点。 存储单元存储用于确定屏幕显示的放大或缩小放大级别的参考信息。 放大率识别单元测量便携式终端的倾斜度，并且使用测量的倾斜来确定对屏幕显示的放大级别的控制或非控制。 控制器根据识别的放大级别控制屏幕显示。

    Semiconductor memory device having improved refresh characteristics
    2.
    发明授权
    Semiconductor memory device having improved refresh characteristics 有权
    具有改善的刷新特性的半导体存储器件

    公开(公告)号：US09036439B2

    公开(公告)日：2015-05-19

    申请号：US13548484

    申请日：2012-07-13

    申请人： Jung-sik Kim ,  Cheol Kim ,  Sang-ho Shin ,  Jung-bae Lee ,  Chan-yong Lee ,  Sung-min Yim ,  Tae-seong Jang ,  Joo-sun Choi

    发明人： Jung-sik Kim ,  Cheol Kim ,  Sang-ho Shin ,  Jung-bae Lee ,  Chan-yong Lee ,  Sung-min Yim ,  Tae-seong Jang ,  Joo-sun Choi

    IPC分类号： G11C29/08 ,  G11C7/00 ,  G11C29/50 ,  G11C11/406 ,  G11C5/04 ,  G11C11/40

    CPC分类号： G11C29/50016 ,  G11C5/04 ,  G11C11/40 ,  G11C11/406 ,  G11C11/40615 ,  G11C11/40622 ,  G11C2211/4061 ,  G11C2211/4065

    摘要： A semiconductor memory device having improved refresh characteristics includes a memory array including a plurality of memory cells; a test unit configured to test refresh characteristics of the memory array and generate a first fail address signal; a storage unit configured to store the first fail address signal; and a refresh unit configured to perform a refresh operation on the memory array, wherein the refresh unit is configured to receive the first fail address signal from the storage unit, perform the refresh operation on a first memory cell that does not correspond to the first fail address signal according to a first period, and perform the refresh operation on a second memory cell that corresponds to the first fail address signal according to a second period that is shorter than the first period.

    摘要翻译： 具有改进的刷新特性的半导体存储器件包括包括多个存储器单元的存储器阵列; 测试单元，被配置为测试所述存储器阵列的刷新特性并产生第一故障地址信号; 存储单元，被配置为存储所述第一失败地址信号; 以及刷新单元，被配置为对所述存储器阵列执行刷新操作，其中所述刷新单元被配置为从所述存储单元接收所述第一故障地址信号，对与所述第一故障不对应的第一存储器单元执行刷新操作 根据第一期间的地址信号，根据比第一期间短的第二期间对与第一失败地址信号对应的第二存储单元进行刷新动作。

    SEMICONDUCTOR MEMORY DEVICE THAT CONTROLS REFRESH PERIOD, MEMORY SYSTEM AND OPERATING METHOD THEREOF
    4.
    发明申请
    SEMICONDUCTOR MEMORY DEVICE THAT CONTROLS REFRESH PERIOD, MEMORY SYSTEM AND OPERATING METHOD THEREOF 有权
    控制刷新周期，存储器系统及其操作方法的半导体存储器件

    公开(公告)号：US20140016422A1

    公开(公告)日：2014-01-16

    申请号：US13937747

    申请日：2013-07-09

    申请人： Jung-sik Kim ,  Cheol Kim ,  Sang-ho Shin

    发明人： Jung-sik Kim ,  Cheol Kim ,  Sang-ho Shin

    IPC分类号： G11C7/00

    CPC分类号： G11C11/406 ,  G11C7/00 ,  G11C11/402 ,  G11C11/40603 ,  G11C11/40622 ,  G11C11/408 ,  G11C2211/406

    摘要： A semiconductor memory device includes a cell array and a refresh controller coupled to the cell array. The refresh controller is configured to insert at least one insertion refresh address in a first refresh address sequence based on address information about the cell array to generate a second refresh address sequence and to apply the second refresh address sequence to the cell array, such that selected cells may be refreshed more frequently without increasing an overall refresh rate.

    摘要翻译： 半导体存储器件包括单元阵列和耦合到单元阵列的刷新控制器。 所述刷新控制器被配置为基于关于所述单元阵列的地址信息将第一刷新地址序列中的至少一个插入刷新地址插入以生成第二刷新地址序列，并且将所述第二刷新地址序列应用于所述单元阵列，使得所选择的 可以更频繁地刷新单元，而不增加整体刷新率。

    Semiconductor device testing memory cells and test method
    6.
    发明授权
    Semiconductor device testing memory cells and test method 有权
    半导体器件测试存储单元和测试方法

    公开(公告)号：US08310881B2

    公开(公告)日：2012-11-13

    申请号：US12753186

    申请日：2010-04-02

    申请人： Joung-wook Moon ,  Kwun-soo Cheon ,  Jung-sik Kim

    发明人： Joung-wook Moon ,  Kwun-soo Cheon ,  Jung-sik Kim

    IPC分类号： G11C7/10

    CPC分类号： G11C29/36 ,  G11C29/1201 ,  G11C2029/3602

    摘要： Disclosed are a semiconductor device capable of testing memory cells and a test method. The semiconductor device includes a plurality of terminals, each terminal being configured to receive similar data during a test mode, a plurality of buffers, each buffer being configured to receive data from a corresponding terminal and output either the data or changed data to a corresponding memory cells in response to a control signal, and a control unit configured to generate a plurality of control signals, each control signal being respectively applied to a corresponding buffer.

    摘要翻译： 公开了能够测试存储单元的半导体器件和测试方法。 半导体器件包括多个端子，每个端子被配置为在测试模式期间接收相似的数据，多个缓冲器，每个缓冲器被配置为从相应的端子接收数据，或将数据或改变的数据输出到相应的存储器 响应于控制信号的单元，以及被配置为产生多个控制信号的控制单元，每个控制信号分别施加到相应的缓冲器。

    INTEGRATED CIRCUIT HAVING POWER GATING FUNCTION AND SEMICONDUCTOR DEVICE INCLUDING THE SAME
    7.
    发明申请
    INTEGRATED CIRCUIT HAVING POWER GATING FUNCTION AND SEMICONDUCTOR DEVICE INCLUDING THE SAME 审中-公开
    具有功率增益功能的集成电路和包括其的半导体器件

    公开(公告)号：US20120200345A1

    公开(公告)日：2012-08-09

    申请号：US13367411

    申请日：2012-02-07

    申请人： Jung-Sik KIM

    发明人： Jung-Sik KIM

    IPC分类号： G05F3/02

    CPC分类号： H03K19/0016

    摘要： An integrated circuit includes a logic circuit and a power gating circuit. The logic circuit generates an output signal based on an input signal and a first power supply voltage in a normal operation mode, and maintains a voltage level of the output signal as a stand-by logic level based on a second power supply voltage in a stand-by mode. A magnitude of the second power supply voltage is smaller than a magnitude of the first power supply voltage. The power gating circuit entirely applies the first power supply voltage to the logic circuit based on a power gating signal in the normal operation mode, and partially applies the second power supply voltage to the logic circuit based on the power gating signal in the stand-by mode.

    摘要翻译： 集成电路包括逻辑电路和电源门控电路。 逻辑电路基于正常工作模式下的输入信号和第一电源电压产生输出信号，并且基于支架中的第二电源电压将输出信号的电压电平维持为待机逻辑电平 -by模式。 第二电源电压的大小小于第一电源电压的大小。 电源门控电路在正常工作模式下，基于电源门控信号，将第一电源电压全部施加到逻辑电路，并且基于备用电源门控信号部分地将第二电源电压施加到逻辑电路 模式。

    Apparatus for cutting substrate and method thereof
    8.
    发明授权
    Apparatus for cutting substrate and method thereof 有权
    基板切割装置及其方法

    公开(公告)号：US07992482B2

    公开(公告)日：2011-08-09

    申请号：US11165177

    申请日：2005-06-24

    申请人： Jung Sik Kim

    发明人： Jung Sik Kim

    IPC分类号： B26D3/08 ,  B26D7/06 ,  B26D7/02

    CPC分类号： B28D5/0011 ,  B28D5/0082 ,  B65G2249/04 ,  C03B33/03 ,  C03B33/033 ,  C03B33/07 ,  G02F1/133351 ,  Y02P40/57 ,  Y10T83/0333 ,  Y10T83/0385 ,  Y10T83/04 ,  Y10T225/12 ,  Y10T225/325

    摘要： An apparatus for cutting a substrate includes first and second belt conveyers for conveying the substrate thereon, a scriber for scribing the substrate along a cutting-reserved line, the scriber provided between the first and second belt conveyers and being spaced apart from the first and second belt conveyers, and a substrate support for securing the substrate, the substrate support provided between the first and second belt conveyers along a scribing direction of the substrate.

    摘要翻译： 用于切割基板的设备包括用于在其上传送基板的第一和第二带式输送机，用于沿切割预留线划线基板的划线器，划线器设置在第一和第二带式输送机之间并与第一和第二 带状输送机和用于固定基板的基板支撑件，沿着基板的划线方向设置在第一和第二带式输送机之间的基板支撑件。

    APPARATUS AND METHOD FOR TREATING BALLAST WATER
    9.
    发明申请
    APPARATUS AND METHOD FOR TREATING BALLAST WATER 审中-公开
    用于处理压载水的装置和方法

    公开(公告)号：US20110114569A1

    公开(公告)日：2011-05-19

    申请号：US13055546

    申请日：2009-07-09

    申请人： Jung Sik Kim ,  Eui Yong Jung ,  Dong Sung Kim ,  Boong Ik Jung

    发明人： Jung Sik Kim ,  Eui Yong Jung ,  Dong Sung Kim ,  Boong Ik Jung

    IPC分类号： C02F9/04 ,  C02F1/467 ,  C02F1/76 ,  C02F1/70

    CPC分类号： C02F1/4674 ,  C02F1/70 ,  C02F2103/008 ,  C02F2103/08 ,  C02F2209/05 ,  C02F2209/29 ,  C02F2209/40 ,  C02F2303/04 ,  C02F2305/02

    摘要： An apparatus and method for precisely controlling production, injection, and removal of disinfectants using electrolysis according to the flow rate of ballast water are provided, where the ballast water flows into or is discharged from the ballast tank to manage the ballast water or ships so that destruction or disruption of marine ecosystems can be prevented. An apparatus for treating ballast water and treatment method using the same are provided, the apparatus including: an electrolysis module for producing concentration-controlled sodium hypochlorite; a gas-liquid separator for separating hydrogen gas; a micro bubble generator for mixing and supplying reducing agents while reducing residual chlorine; a vortex generator for generating vortex; and a control system. The control system controls a salinometer, a flow rate meter, a residual chlorine meter, a seawater supply pump, flow rate control valves, an electrolysis module, a residual chlorine meter, a micro bubble generator, and an injection pump.

    摘要翻译： 提供了一种根据压载水的流量精确控制消毒剂生产，注入和去除消毒剂的装置和方法，其中压载水流入或从压载舱排出以管理压载水或船只，以便 可以防止海洋生态系统的破坏或破坏。 提供一种处理压载水的设备及其处理方法，该设备包括：用于生产浓度控制次氯酸钠的电解模块; 用于分离氢气的气液分离器; 用于混合和供应还原剂同时减少残余氯的微气泡发生器; 用于产生涡流的涡流发生器; 和控制系统。 控制系统控制盐度计，流量计，残留氯计，海水供应泵，流量控制阀，电解模块，残余氯计，微气泡发生器和注射泵。

    INTERNAL POWER GENERATING APPARATUS, MULTICHANNEL MEMORY INCLUDING THE SAME, AND PROCESSING SYSTEM EMPLOYING THE MULTICHANNEL MEMORY
    10.
    发明申请
    INTERNAL POWER GENERATING APPARATUS, MULTICHANNEL MEMORY INCLUDING THE SAME, AND PROCESSING SYSTEM EMPLOYING THE MULTICHANNEL MEMORY 有权
    内部发电装置，包括其的多通道存储器和使用多通道存储器的处理系统

    公开(公告)号：US20110090754A1

    公开(公告)日：2011-04-21

    申请号：US12900624

    申请日：2010-10-08

    申请人： Jung-sik Kim ,  Ho-cheol Lee ,  Jang-woo Ryu

    发明人： Jung-sik Kim ,  Ho-cheol Lee ,  Jang-woo Ryu

    IPC分类号： G11C5/14 ,  G05F1/10

    CPC分类号： G06F1/26 ,  G06F1/3225 ,  G06F1/3275 ,  G06F1/3287 ,  Y02D10/13 ,  Y02D10/14 ,  Y02D10/171

    摘要： An internal power generating system for a semiconductor device is disclosed. The device may include a plurality of channels. The system comprises a reference voltage generator configured to generate a reference voltage. The system further comprises a plurality of internal power generators that are allocated to the plurality of channels in one-to-one correspondence and that are configured to commonly use the reference voltage generated by the reference voltage generator. Each internal power generator may be configured to receive a fed back internal power voltage, to compare the fed back internal power voltage to the reference voltage, and to generate an internal power voltage based on the comparison. The system further comprises a plurality of channel state detectors that are allocated to the plurality of channels in one-to-one correspondence, and that are configured to respectively detect operation states of the plurality of channels based on separate respective sets of command signals for each channel. The system additional comprises a plurality of internal power controllers that are allocated to the plurality of channels in one-to-one correspondence, and that are configured to respectively control driving capabilities for the internal power voltages according to the detected operation states.

    摘要翻译： 公开了一种用于半导体器件的内部发电系统。 该设备可以包括多个信道。 该系统包括被配置为产生参考电压的参考电压发生器。 该系统还包括多个内部功率发生器，其以一一对应的方式分配给多个通道，并且被配置为共同使用由参考电压发生器产生的参考电压。 每个内部发电机可以被配置为接收反馈内部电力电压，以将反馈内部电力电压与参考电压进行比较，并且基于该比较来产生内部电力电压。 该系统还包括多个通道状态检测器，其以一一对应的方式分配给多个通道，并且被配置为分别基于各个命令信号分别检测多个通道的操作状态 渠道。 该系统附加包括一对一对应地分配给多个通道的多个内部功率控制器，并且被配置为分别根据检测到的操作状态来控制内部电源电压的驱动能力。