PERPENDICULAR MTJ ELEMENT HAVING A SOFT-MAGNETIC ADJACENT LAYER AND METHODS OF MAKING THE SAME

    公开(公告)号:US20230039108A1

    公开(公告)日:2023-02-09

    申请号:US17392672

    申请日:2021-08-03

    Abstract: The invention comprises a method of forming a magnetic free layer having a (100) texture and a novel magnetic pinning structure having a (100) textured or cube-textured reference layer through a non-epitaxial texturing approach so that an excellent coherent tunneling effect is achieved in a pMTJ element due to its texture structure of Fe or CoFe BCC (100)/MgO rocksalt (100)/Fe or CoFe BCC (100). The invention also discloses a pMTJ element comprising a soft-magnetic adjacent layer having at least one high-permeability material layer having a near-zero magnetostriction. Correspondingly, a high MR ratio and a coherent domain reversal of the magnetic free layer can be achieved for perpendicular spin-transfer-torque magnetic-random-access memory (pSTT-MRAM) using perpendicular magnetoresistive elements as basic memory cells which potentially replace the conventional semiconductor memory used in electronic chips, especially mobile chips for power saving and non-volatility.

    Composite seed structure to improve PMA for perpendicular magnetic pinning

    公开(公告)号:US11450466B2

    公开(公告)日:2022-09-20

    申请号:US16997879

    申请日:2020-08-19

    Abstract: The invention comprises a novel composite seed structure (CSS) having lattice constant matched crystalline structure with the Co layer in above perpendicular magnetic pinning layer (pMPL) so that an excellent epitaxial growth of magnetic super lattice pinning layer [Co/(Pt, Pd or Ni)]n along its FCC (111) orientation can be achieved, resulting in a significant enhancement of perpendicular magnetic anisotropy (PMA) for perpendicular spin-transfer-torque magnetic-random-access memory (pSTT-MRAM) using perpendicular magnetoresistive elements as basic memory cells which potentially replace the conventional semiconductor memory used in electronic chips, especially mobile chips for power saving and non-volatility.

    COMPOSITE SEED STRUCTURE TO IMPROVE PMA FOR PERPENDICULAR MAGNETIC PINNING

    公开(公告)号:US20220059270A1

    公开(公告)日:2022-02-24

    申请号:US16997879

    申请日:2020-08-19

    Abstract: The invention comprises a novel composite seed structure (CSS) having lattice constant matched crystalline structure with the Co layer in above perpendicular magnetic pinning layer (pMPL) so that an excellent epitaxial growth of magnetic super lattice pinning layer [Co/(Pt, Pd or Ni)]n along its FCC (111) orientation can be achieved, resulting in a significant enhancement of perpendicular magnetic anisotropy (PMA) for perpendicular spin-transfer-torque magnetic-random-access memory (pSTT-MRAM) using perpendicular magnetoresistive elements as basic memory cells which potentially replace the conventional semiconductor memory used in electronic chips, especially mobile chips for power saving and non-volatility.

    Composite multi-stack seed layer to improve PMA for perpendicular magnetic pinning

    公开(公告)号:US11251367B2

    公开(公告)日:2022-02-15

    申请号:US16806193

    申请日:2020-03-02

    Abstract: The invention comprises a novel composite multi-stack seed layer (CMSL) having lattice constant matched crystalline structure with the Co layer in above perpendicular magnetic pinning layer (pMPL) so that an excellent epitaxial growth of magnetic super lattice pinning layer [Co/(Pt, Pd or Ni)]n along its FCC (111) orientation can be achieved, resulting in a significant enhancement of perpendicular magnetic anisotropy (PMA) for perpendicular spin-transfer-torque magnetic-random-access memory (pSTT-MRAM) using perpendicular magnetoresistive elements as basic memory cells which potentially replace the conventional semiconductor memory used in electronic chips, especially mobile chips for power saving and non-volatility.

    Method of MRAM fabrication with zero electrical shorting
    9.
    发明授权
    Method of MRAM fabrication with zero electrical shorting 有权
    零电气短路的MRAM制造方法

    公开(公告)号:US07936027B2

    公开(公告)日:2011-05-03

    申请号:US12006889

    申请日:2008-01-07

    CPC classification number: H01L43/12 H01L43/08

    Abstract: An MTJ cell without footings and free from electrical short-circuits across a tunneling barrier layer is formed by using a Ta hard mask layer and a combination of etches. A first etch patterns the Ta hard mask, while a second etch uses O2 applied in a single high power process at two successive different power levels. A first power level of between approximately 200 W and 500 W removes BARC, photoresist and Ta residue from the first etch, the second power level, between approximately 400 W and 600 W continues an etch of the stack layers and forms a protective oxide around the etched sides of the stack. Finally, an etch using a carbon, hydrogen and oxygen gas completes the etch while the oxide layer protects the cell from short-circuits across the lateral edges of the barrier layer.

    Abstract translation: 通过使用Ta硬掩模层和蚀刻的组合,形成没有底脚并且穿过隧道势垒层的电短路的MTJ电池。 第一蚀刻图案Ta硬掩模,而第二蚀刻使用在两个连续的不同功率水平下在单个高功率过程中施加的O2。 在大约200W至500W之间的第一功率电平从第一蚀刻去除BARC,光致抗蚀剂和Ta残留物,第二功率电平在大约400W至600W之间,继续蚀刻叠层,并在其周围形成保护氧化物 蚀刻边的堆叠。 最后,使用碳,氢和氧气的蚀刻完成了蚀刻,而氧化物层保护电池免受横跨阻挡层的侧边缘的短路。

    Bottom spin valves with continuous spacer exchange (or hard) bias
    10.
    发明授权
    Bottom spin valves with continuous spacer exchange (or hard) bias 失效
    底部旋转阀具有连续的间隔物交换(或硬)偏置

    公开(公告)号:US06466418B1

    公开(公告)日:2002-10-15

    申请号:US09502035

    申请日:2000-02-11

    Abstract: A method for forming a specularly reflecting bottom spin valve magnetoresistive (SVMR) sensor element with continuous spacer exchange hard bias and a specularly reflecting bottom spin valve magnetoresistive (SVMR) sensor element fabricated according to that method. To practice the method, there is provided a substrate upon which is formed a seed layer, upon which is formed an antiferromagnetic pinning layer, upon which is formed a ferromagnetic pinned layer, upon which is formed a non-magnetic spacer layer, upon which is formed a ferromagnetic free layer, upon which is formed a specularly reflecting and capping layer. The width of the sensor element is defined by a pair of conducting leads aligned upon a pair of continuous spacer exchange hard bias layers.

    Abstract translation: 用于形成具有连续间隔物交换硬偏置的镜面反射底部自旋阀磁阻(SVMR)传感器元件的方法和根据该方法制造的镜面反射底部自旋阀磁阻(SVMR)传感器元件。 为了实现该方法,提供了一个衬底,在其上形成一种晶种层,在其上形成反铁磁钉扎层,在其上形成铁磁性钉扎层,在其上形成非磁性间隔层, 形成铁磁自由层,在其上形成镜面反射和覆盖层。 传感器元件的宽度由在一对连续间隔物交换硬偏压层上对准的一对导电引线限定。

Patent Agency Ranking