利索-全球专利检索

  1. 登录
  2. 注册

搜索结果

49 条记录 (耗时 0.036 秒)

    Bus interface unit for reflecting state information for a transfer request to a requesting device
    7.
    发明授权
    Bus interface unit for reflecting state information for a transfer request to a requesting device 有权
    总线接口单元，用于将用于转发请求的状态信息反映到请求设备

    公开(公告)号：US06499077B1

    公开(公告)日：2002-12-24

    申请号：US09475964

    申请日：1999-12-30

    申请人： Darren L. Abramson ,  Mikal C. Hunsaker

    发明人： Darren L. Abramson ,  Mikal C. Hunsaker

    IPC分类号： G06F1300

    CPC分类号： G06F13/4059

    摘要： A request interface device and method for operating the device and its components are described. The request interface device comprises a bus interface unit (BIU) and a requesting device. The requesting device generates a transfer request for data or command information, along with state information determining the manner in which the requester will transfer the data or command information associated with the request once the transfer request is granted. The transfer request and the associated state information are sent to the BIU, freeing the requester to generate new requests wile the first transfer request is waiting to be granted. The transfer request and associated information is stored in a queue within the BIU while the BIU logic gains access to the host bus. Once the transfer request is granted, it is sent over the host bus to its target while the associated state information is concurrently reflected back to the requestor to be used by the requester to complete the data or command information transfer.

    摘要翻译： 描述了用于操作设备及其组件的请求接口设备和方法。 请求接口设备包括总线接口单元（BIU）和请求设备。 请求设备生成数据或命令信息的传送请求，以及确定在授予传输请求之后请求者将传送数据或与请求相关联的命令信息的方式的状态信息。 转移请求和相关联的状态信息被发送到BIU，释放请求者产生新的请求，这是第一个转移请求等待被授予的请求。 传输请求和相关信息存储在BIU内的队列中，而BIU逻辑则可访问主机总线。 一旦传输请求被授权，它将通过主机总线发送到其目标，而相关联的状态信息被同时反射回请求者以供请求者用于完成数据或命令信息传送。

    Method/apparatus for flushing DMA transmit packet in FIFO when self-ID code generated by counter after bus reset is different than FIFO message self-ID field
    8.
    发明授权
    Method/apparatus for flushing DMA transmit packet in FIFO when self-ID code generated by counter after bus reset is different than FIFO message self-ID field 失效
    在总线复位后由计数器产生的自身ID代码与FIFO消息自身ID字段不同时，用于刷新FIFO中的DMA发送分组的方法/装置

    公开(公告)号：US06385671B1

    公开(公告)日：2002-05-07

    申请号：US09280781

    申请日：1999-03-29

    申请人： Mikal C. Hunsaker ,  Darren L. Abramson

    发明人： Mikal C. Hunsaker ,  Darren L. Abramson

    IPC分类号： G06F1300

    CPC分类号： H04L49/9094 ,  G06F13/28 ,  H04L49/90 ,  H04L49/901

    摘要： The present invention discloses a method and apparatus for processing a packet of data received from a direct memory access (DMA) engine. In one embodiment, a counter generates a self-ID code and increments the self-ID code after a bus reset. A formatter is coupled to the counter to format a start-of-packet (SOP) message which contains a self-ID field. The SOP message corresponds to the packet and the self-ID field corresponds to the self-ID code. A first-in-first-out (FIFO) is coupled to the formatter to store the SOP message and the packet. A comparator is coupled to the FIFO to compare the self-ID field of the message read from the FIFO with the self-ID code. A control circuit, which is coupled to the FIFO, flushes the packet if the self-ID field of the message is different than the self-ID code.

    摘要翻译： 本发明公开了一种用于处理从直接存储器访问（DMA）引擎接收的数据分组的方法和装置。 在一个实施例中，计数器产生自身ID码并且在总线复位之后增加自身ID码。 格式化器耦合到计数器以格式化包含自身ID字段的分组包（SOP）消息。 SOP消息对应于分组，并且自身ID字段对应于自身ID代码。 先进先出（FIFO）耦合到格式器以存储SOP消息和分组。 比较器耦合到FIFO以比较从FIFO读取的消息的自身ID字段与自身ID码。 耦合到FIFO的控制电路如果消息的自身ID字段不同于自身ID码，则刷新分组。

    Physical write packets processing when posted write error queue is full, with posted write error queue storing physical write requests when posted write packet fails
    9.
    发明授权
    Physical write packets processing when posted write error queue is full, with posted write error queue storing physical write requests when posted write packet fails 失效
    当写入错误队列已满时，物理写入数据包处理，发布写入数据包失败时发送写入错误队列存储物理写入请求

    公开(公告)号：US06366968B1

    公开(公告)日：2002-04-02

    申请号：US09105500

    申请日：1998-06-26

    申请人： Mikal C. Hunsaker

    发明人： Mikal C. Hunsaker

    IPC分类号： G06F1300

    CPC分类号： G06F11/0793 ,  G06F11/073 ,  G06F11/0745 ,  G06F2213/0012

    摘要： A system for handling write requests is described. The system uses two queues for storing posted write requests. When a posted write error results, software handles the posted write error using information stored in a first queue of the two queues. The write request producing the posted write error is cleared from the second queue which continues to handle physical packets containing write requests.

    摘要翻译： 描述用于处理写请求的系统。 系统使用两个队列来存储发布的写请求。 当发布发布的写入错误时，软件使用存储在两个队列的第一个队列中的信息来处理发布的写入错误。 产生发布的写入错误的写请求从继续处理包含写入请求的物理数据包的第二个队列中清除。