中科微点-全球专利检索

  1. Login
  2. Sign Up

Search Results

5 records (took 0.011 seconds)

    Triple gate technology for 14 nanometer and onwards
    3.
    发明授权
    Triple gate technology for 14 nanometer and onwards 有权

    公开(公告)号：US10297672B2

    公开(公告)日：2019-05-21

    申请号：US15649227

    申请日：2017-07-13

    Applicant: GLOBALFOUNDRIES Inc.

    Inventor： Seong Yeol Mun ,  Kwan-Yong Lim ,  Kijik Lee

    IPC: H01L29/66 ,  H01L29/78 ,  H01L29/51 ,  H01L27/088 ,  H01L21/28 ,  H01L21/02 ,  H01L29/49

    Abstract: A method of forming a 14 nm triple gate by adding a MG in the dual gate process and the resulting device are provided. Embodiments include forming an EG region, a MG region and a SG region in a first, second and third portions of a Si substrate, respectively; forming an IL over the EG, MG and SG regions; oxidizing the IL; forming a HK dielectric layer over the IL; performing PDA on the HK dielectric layer; forming a PSA TiN layer over the HK dielectric layer; forming an a-Si cap layer over the PSA TiN layer; forming a photoresist over the a-Si cap layer in the EG and SG regions; removing the a-Si cap layer in the MG region, exposing the PSA TiN layer; stripping the photoresist; and annealing the a-Si cap and PSA TiN layers.

    Fabrication methods facilitating integration of different device architectures
    5.
    发明授权
    Fabrication methods facilitating integration of different device architectures 有权
    促进不同设备架构集成的制作方法

    公开(公告)号：US09570586B2

    公开(公告)日：2017-02-14

    申请号：US14084756

    申请日：2013-11-20

    Applicant: GLOBALFOUNDRIES Inc.

    Inventor： Hong Yu ,  Seong Yeol Mun ,  Bingwu Liu ,  Lun Zhao ,  Richard J. Carter ,  Manfred Eller

    IPC: H01L29/66 ,  H01L27/088 ,  H01L29/78 ,  H01L21/8234 ,  H01L21/84 ,  H01L29/165

    CPC classification number: H01L29/66795 ,  H01L21/823431 ,  H01L21/845 ,  H01L29/165 ,  H01L29/66636 ,  H01L29/7848

    Abstract: Circuit fabrication methods are provided which include, for example: providing one or more gate structures disposed over a substrate structure, the substrate structure including a first region and a second region; forming a plurality of U-shaped cavities extending into the substrate structure in the first region and the second region thereof, where at least one first cavity of the plurality of U-shaped cavities is disposed adjacent in one gate structure in the first region; and expanding the at least one first cavity further into the substrate structure to at least partially undercut the one gate structure, without expanding at least one second cavity of the plurality of U-shaped cavities, where forming the plurality of U-shaped cavities facilitates fabricating the circuit structure. In one embodiment, the circuit structure includes first and second transistors, having different device architectures, the first transistor having a higher mobility characteristic than the second transistor.

    Abstract translation: 提供了电路制造方法，其包括例如：提供设置在衬底结构上方的一个或多个栅极结构，所述衬底结构包括第一区域和第二区域; 在所述第一区域和所述第二区域中形成延伸到所述衬底结构中的多个U形空腔，其中所述多个U形空腔中的至少一个第一空腔邻近所述第一区域中的一个栅极结构设置; 以及将所述至少一个第一空腔进一步扩展到所述衬底结构中以至少部分地切割所述一个栅极结构，而不扩展所述多个U形空腔中的至少一个第二空腔，其中形成所述多个U形空腔有助于制造 电路结构。 在一个实施例中，电路结构包括具有不同器件结构的第一和第二晶体管，第一晶体管具有比第二晶体管更高的迁移率特性。

Patent Agency Ranking