-
公开(公告)号:US11855139B2
公开(公告)日:2023-12-26
申请号:US17571611
申请日:2022-01-10
Applicant: GlobalFoundries U.S. Inc.
Inventor: Ketankumar Harishbhai Tailor
IPC: H01L29/78 , H01L29/06 , H01L29/66 , H01L29/423
CPC classification number: H01L29/0653 , H01L29/4236 , H01L29/66704 , H01L29/7825 , H01L29/7835
Abstract: Disclosed are a semiconductor structure and method of forming the structure. The semiconductor structure includes an extended drain metal oxide semiconductor field effect transistor (EDMOSFET). The EDMOSFET includes, in the semiconductor layer, a body well, which has a source region therein, and a drain drift well, which abuts the body well and has a drain region therein. A trench gate structure is within the drain drift well positioned laterally between the body-drain drift junction and an internal shallow trench isolation (STI) region and the internal STI region is between the trench gate structure and the drain region. A primary gate structure is on the top surface of the semiconductor layer traversing the body-drain drift junction and optionally extending over the trench gate structure. Gate dielectric material physically separates gate conductor materials of the primary and trench gate structures. Optionally, the EDMOSFET includes more than one trench gate structure.
-
公开(公告)号:US12191361B2
公开(公告)日:2025-01-07
申请号:US17656277
申请日:2022-03-24
Applicant: GlobalFoundries U.S. Inc.
Inventor: Ketankumar Harishbhai Tailor
Abstract: A transistor structure with a multi-layer field plate and related methods are disclosed. The transistor structure includes a dielectric layer that has a thinner portion over a first doped well and a second doped well, and a thicker portion adjacent the thinner portion and over the second doped well. The thicker portion has a height greater than the thinner portion above the doped wells. The transistor includes a first gate structure on the thinner portion and a field plate on the thicker portion of the dielectric layer.
-
3.
公开(公告)号:US20230290829A1
公开(公告)日:2023-09-14
申请号:US17804201
申请日:2022-05-26
Applicant: GlobalFoundries U.S. Inc.
Inventor: Peter Baars , Alexander M. Derrickson , Ketankumar Harishbhai Tailor , Zhixing Zhao , Judson R. Holt
IPC: H01L29/10 , H01L29/66 , H01L29/735
CPC classification number: H01L29/1004 , H01L29/66234 , H01L29/735
Abstract: Embodiments of the disclosure provide a bipolar transistor structure having a base with a varying horizontal width and methods to form the same. The bipolar transistor structure includes a first emitter/collector (E/C) layer on an insulator layer. A base layer is over the insulator layer. A spacer between the first E/C layer and the base layer. The base layer includes a lower base region, and the spacer is adjacent to the lower base region and the first E/C layer. An upper base region is on the lower base region and the spacer. A horizontal width of the upper base region is larger than a horizontal width of the lower base region.
-
公开(公告)号:US11942325B2
公开(公告)日:2024-03-26
申请号:US17647195
申请日:2022-01-06
Applicant: GlobalFoundries U.S. Inc.
Inventor: Ketankumar Harishbhai Tailor
IPC: H01L27/06 , H01L21/02 , H01L21/266 , H01L21/3215 , H01L29/66
CPC classification number: H01L21/266 , H01L21/0257 , H01L21/3215 , H01L27/0617 , H01L29/66803
Abstract: A transistor structure is disclosed. The transistor structure includes a dielectric layer that has a thinner portion over a first doped well and a second doped well, and a thicker portion adjacent the thinner portion and over the second doped well. The thicker portion has a height greater than the thinner portion above the doped wells. The transistor includes a first gate structure on the thinner portion and a second gate structure on the thicker portion of the dielectric layer. The transistor may include a third gate structure on the thicker portion.
-
5.
公开(公告)号:US11532742B2
公开(公告)日:2022-12-20
申请号:US17206195
申请日:2021-03-19
Applicant: GLOBALFOUNDRIES U.S. Inc.
Inventor: Ketankumar Harishbhai Tailor , Peter Baars
IPC: H01L29/78 , H01L29/40 , H01L21/8238 , H01L27/092 , H01L29/423 , H01L29/66
Abstract: An integrated circuit (IC) structure and a field plate are disclosed. The IC structure and field plate may find advantageous application with, for example, extended drain metal-oxide semiconductor (EDMOS) transistors. The IC structure includes a transistor including a metal gate structure and a drain extension region extending laterally from partially under the metal gate structure to a drain region. A metal field plate is over the drain extension region. Due to being formed simultaneously as part of a gate-last formation approach, the metal field plate has an upper surface coplanar with an upper surface of the metal gate structure. A field plate contact may be on the metal field plate.
-
6.
公开(公告)号:US11916109B2
公开(公告)日:2024-02-27
申请号:US17804201
申请日:2022-05-26
Applicant: GlobalFoundries U.S. Inc.
Inventor: Peter Baars , Alexander M. Derrickson , Ketankumar Harishbhai Tailor , Zhixing Zhao , Judson R. Holt
IPC: H01L29/10 , H01L29/66 , H01L29/735
CPC classification number: H01L29/1004 , H01L29/66234 , H01L29/735
Abstract: Embodiments of the disclosure provide a bipolar transistor structure having a base with a varying horizontal width and methods to form the same. The bipolar transistor structure includes a first emitter/collector (E/C) layer on an insulator layer. A base layer is over the insulator layer. A spacer between the first E/C layer and the base layer. The base layer includes a lower base region, and the spacer is adjacent to the lower base region and the first E/C layer. An upper base region is on the lower base region and the spacer. A horizontal width of the upper base region is larger than a horizontal width of the lower base region.
-
公开(公告)号:US20230307508A1
公开(公告)日:2023-09-28
申请号:US17656277
申请日:2022-03-24
Applicant: GlobalFoundries U.S. Inc.
Inventor: Ketankumar Harishbhai Tailor
IPC: H01L29/40 , H01L29/78 , H01L29/06 , H01L29/08 , H01L27/092 , H01L27/115
CPC classification number: H01L29/404 , H01L29/7835 , H01L29/0696 , H01L29/0847 , H01L27/092 , H01L27/115
Abstract: A transistor structure with a multi-layer field plate and related methods are disclosed. The transistor structure includes a dielectric layer that has a thinner portion over a first doped well and a second doped well, and a thicker portion adjacent the thinner portion and over the second doped well. The thicker portion has a height greater than the thinner portion above the doped wells. The transistor includes a first gate structure on the thinner portion and a field plate on the thicker portion of the dielectric layer.
-
公开(公告)号:US20230223437A1
公开(公告)日:2023-07-13
申请号:US17571611
申请日:2022-01-10
Applicant: GlobalFoundries U.S. Inc.
Inventor: Ketankumar Harishbhai Tailor
IPC: H01L29/06 , H01L29/78 , H01L29/423 , H01L29/66
CPC classification number: H01L29/0653 , H01L29/7825 , H01L29/7835 , H01L29/4236 , H01L29/66704
Abstract: Disclosed are a semiconductor structure and method of forming the structure. The semiconductor structure includes an extended drain metal oxide semiconductor field effect transistor (EDMOSFET). The EDMOSFET includes, in the semiconductor layer, a body well, which has a source region therein, and a drain drift well, which abuts the body well and has a drain region therein. A trench gate structure is within the drain drift well positioned laterally between the body-drain drift junction and an internal shallow trench isolation (STI) region and the internal STI region is between the trench gate structure and the drain region. A primary gate structure is on the top surface of the semiconductor layer traversing the body-drain drift junction and optionally extending over the trench gate structure. Gate dielectric material physically separates gate conductor materials of the primary and trench gate structures. Optionally, the EDMOSFET includes more than one trench gate structure.
-
公开(公告)号:US20230215731A1
公开(公告)日:2023-07-06
申请号:US17647195
申请日:2022-01-06
Applicant: GlobalFoundries U.S. Inc.
Inventor: Ketankumar Harishbhai Tailor
IPC: H01L21/266 , H01L21/02 , H01L21/3215 , H01L29/66
CPC classification number: H01L21/266 , H01L21/0257 , H01L21/3215 , H01L29/66803
Abstract: A transistor structure is disclosed. The transistor structure includes a dielectric layer that has a thinner portion over a first doped well and a second doped well, and a thicker portion adjacent the thinner portion and over the second doped well. The thicker portion has a height greater than the thinner portion above the doped wells. The transistor includes a first gate structure on the thinner portion and a second gate structure on the thicker portion of the dielectric layer. The transistor may include a third gate structure on the thicker portion.
-
10.
公开(公告)号:US20220302306A1
公开(公告)日:2022-09-22
申请号:US17206195
申请日:2021-03-19
Applicant: GLOBALFOUNDRIES U.S. Inc.
Inventor: Ketankumar Harishbhai Tailor , Peter Baars
Abstract: An integrated circuit (IC) structure and a field plate are disclosed. The IC structure and field plate may find advantageous application with, for example, extended drain metal-oxide semiconductor (EDMOS) transistors. The IC structure includes a transistor including a metal gate structure and a drain extension region extending laterally from partially under the metal gate structure to a drain region. A metal field plate is over the drain extension region. Due to being formed simultaneously as part of a gate-last formation approach, the metal field plate has an upper surface coplanar with an upper surface of the metal gate structure. A field plate contact may be on the metal field plate.
-
-
-
-
-
-
-
-
-