Fast start charge pump for voltage regulators
    5.
    发明申请
    Fast start charge pump for voltage regulators 有权
    用于稳压器的快速启动电荷泵

    公开(公告)号:US20060202741A1

    公开(公告)日:2006-09-14

    申请号:US11080067

    申请日:2005-03-14

    IPC分类号: G05F1/10

    CPC分类号: H02M3/07 H02M1/36 H02M1/44

    摘要: A digital multilevel memory system includes a charge pump and a voltage regulator for generating regulated high voltages for various memory operations. The charge pump may include a plurality of boost circuits to boost the output of the charge pump during a fast start up. Afterwards, the boost circuits are disabled to allow the charge pump to generate high voltages without boosting. The boost circuits may be successively enabled to boost the voltage. The boost circuits may be loadless. The voltage regulator may operate in an open loop and may include a resistive divider as a reference voltage for regulating the high voltage from the charge pump. The charge pump may include spread spectrum pump clocking to reduce electromagnetic inference for capacitor or inductor on-chip charge pumping.

    摘要翻译: 数字多电平存储器系统包括电荷泵和用于产生用于各种存储器操作的调节高电压的电压调节器。 电荷泵可以包括多个升压电路,以在快速启动期间升高电荷泵的输出。 之后,升压电路被禁止,使电荷泵产生高电压而不加速。 升压电路可以被连续地使能以升高电压。 升压电路可以是无负载的。 电压调节器可以在开环中工作,并且可以包括电阻分压器作为用于调节来自电荷泵的高电压的参考电压。 电荷泵可以包括扩频泵时钟,以减少用于电容器或电感器片上电荷泵浦的电磁推理。

    Unified multilevel cell memory
    7.
    发明申请
    Unified multilevel cell memory 有权
    统一的多层单元格内存

    公开(公告)号:US20050052934A1

    公开(公告)日:2005-03-10

    申请号:US10659226

    申请日:2003-09-09

    摘要: A Unified Memory may store multiple types of content such as data or fast code or slow code. The data or code may be stored in separate arrays or in a common array. In an array, a tag bit may indicate the type of content such as data or fast code or slow code or single level or multilevel content. Tag bit may indicate communication interface or IO driver type. Sense amplifiers may be configurable based on the type of data being read. A Flash Security Measure is used to protect a protected memory area. A Flash Security Key is used for authentication and authorization a particular memory area. A XCAM (e.g., CAM) array is included in the Unified Memory. Unified Memory Concurrency is included.

    摘要翻译: 统一存储器可以存储多种类型的内容,例如数据或快速代码或慢速代码。 数据或代码可以存储在单独的数组或公共数组中。 在阵列中,标签位可以指示诸如数据或快速代码或慢代码或单级或多级内容的内容的类型。 标记位可能表示通信接口或IO驱动程序类型。 感测放大器可以基于正在读取的数据的类型来配置。 Flash安全措施用于保护受保护的内存区域。 Flash安全密钥用于对特定内存区域进行身份验证和授权。 统一存储器中包含XCAM(例如,CAM)阵列。 包括统一内存并发。

    CIRCUIT AND A METHOD TO SCREEN FOR DEFECTS IN AN ADDRESSABLE LINE IN A NON-VOLATILE MEMORY
    10.
    发明申请
    CIRCUIT AND A METHOD TO SCREEN FOR DEFECTS IN AN ADDRESSABLE LINE IN A NON-VOLATILE MEMORY 有权
    电路和非易失性存储器中可寻址线路中缺陷的屏蔽方法

    公开(公告)号:US20050201152A1

    公开(公告)日:2005-09-15

    申请号:US10797156

    申请日:2004-03-09

    IPC分类号: G11C15/00 G11C16/06 G11C29/00

    CPC分类号: G11C29/024

    摘要: A circuit to screen for defects in an addressable line in a non-volatile memory array comprises a current mirror circuit which has a plurality of mirroring stages. The current mirror circuit is connected to the addressable line and receives a control signal and mirrors the control signal to provide a current to the addressable line. In a preferred embodiment, the current mirror circuit provides a high voltage current to the addressable line which is used to effectuate an operation such as program or erase to the memory cells connected to the addressable line. The change in state or the absence of change in state of the memory cells connected to the addressable line can be used to screen for defects in the addressable line.

    摘要翻译: 用于屏蔽非易失性存储器阵列中可寻址线路中的缺陷的电路包括具有多个镜像级的电流镜电路。 电流镜电路连接到可寻址线路并接收控制信号并镜像控制信号以向可寻址线路提供电流。 在优选实施例中,电流镜电路向可寻址线路提供高电压电流,该可寻址线路用于对连接到可寻址线路的存储器单元实现诸如编程或擦除的操作。 连接到可寻址线路的存储器单元的状态变化或不存在状态的变化可用于筛选可寻址线路中的缺陷。