摘要:
A display device includes a liquid crystal display panel 5, a touch panel 3 that is disposed on a display surface side of the liquid crystal display panel 5 and that has a touch operation area wider than a display area of the above-mentioned liquid crystal display panel 5, and a guard 4 or 4a that is disposed between an area 3a included in the touch operation area and corresponding to the display area, and an area 3b included in the touch operation area and corresponding to an outside of the display area, and that physically restricts an operation object which performs an operation on the above-mentioned touch operation area from moving between the areas.
摘要:
An information apparatus includes a liquid crystal display unit 6; a touch panel 3 that is mounted on the display surface of the liquid crystal display unit 6, that has a touch operation area wider than the display area of the liquid crystal display unit 6, and that has a specific operation handling section 3b which is formed on an area corresponding to an extra-display area of the touch operation area and which accepts an operation for a specific operation item of an information apparatus 1; a controller 7 that carries out control in a manner that causes the specific operation handling section 3b to accept an operation corresponding to a specific operation item of external equipment 2.
摘要:
A display device includes a touch panel 3 that has a touch operation area wider than an image display area, an operation member formed in an area 3b, other than the image display area, in the touch operation area, and an operation feeling generator 7 that provides an operation feeling for a pointing object which has operated the operation member.
摘要:
In gate-processed moldings fabricated by cutting off a gate 5 formed on resin moldings 1 during molding of the resin moldings 1, an introducing section 4 for cutting off the gate is formed thereon.
摘要:
A method for creating signal unidirectionality in electronic circuits is disclosed. This invention describes a method for achieving unidirectionality in an electronic circuit with an input side having a signal source and an output side with a load comprising detecting the current passing through the load on the output side, bypassing a portion of the current passing through the load on the output side, and feeding the bypassed portion of the current on the output side to the input side to achieve unidirectionality. Specifically, unidirectionality in an electronic circuit is accomplished by applying feedback such that the impedance looking into the input of the amplifier is increased. These methods are particularly applicable to negative resistance amplifier circuits.
摘要:
Operation of CMOS integrated circuits at a reduced voltage are optimized. A digital system comprises a plurality of P-channel metal oxide field effect transistors and a plurality of N-channel metal oxide field effect transistors arranged in complementary symmetry pairs. The P-channel transistors have a PFET conduction threshold voltage. The N-channel transistors have an NFET conduction threshold voltage. The threshold voltages are determined by extrapolation from the (high) gate to source voltage. Each of the N-channel transistors is paired with a corresponding P-channel transistor. The pairing is arranged in complementary symmetry (CMOS). A power supply connected across one of the pair formed from N-channel and P-channel transistors arranged in complementary symmetry is set to a voltage equal to the sum of the PFET conduction threshold voltage and the NFET conduction threshold voltage.
摘要:
The threshold voltage of a CMOS circuit is stabilized by a feedback loop which responds to variations in threshold voltage of a reference FET to provide a backbias voltage to readjust the threshold voltage of a second FET. The circuit is particularly useful to overcome threshold variations due to .gamma.-radiation.
摘要:
Additional data processing capability can be added to a programmed logic array (PLA), having an AND plane and an OR plane connected serially between an input register and an output register, by inserting a multistage domino CMOS logic network between the OR plane and the output register. The OR plane is an array of single-stage domino CMOS logic and is timed so that it precharges simultaneously with the multistage network. Without prolonging the individual phase durations or adding any registers, the added domino logic network can have a propagation delay time corresponding to more than one phase of the PLA, and hence the network can have correspondingly more stages and more added data processing capability.
摘要:
An op-amp feedback arrangement is used to provide non-skewed clock pulses from a source of skewed clock pulses. Any skew in the clock-in pulses results in a change in the average voltage of a clock-out pulse at the output of the arrangement. The average voltage of the clock-out pulse is compared to a reference voltage to produce a control signal which adjusts the average voltage at the output. Critical transitions in the clock pulses occur at precise time relationships under the control of the control signal.
摘要:
Apparatus and method for aligning signal transition edges in high-speed complementary metal-oxide-semiconductor (CMOS) integrated circuits and other electronic circuits, systems and devices. A transition edge alignment circuit in accordance with the invention includes first and second inverter chains, each having a plurality of series-connected inverters. A first signal, which may be a digital logic signal, is applied to an input of the first inverter chain. A second signal, which may be a clock signal used to latch the logic signal in an integrated circuit, is applied to an input of the second inverter chain. The inverter chains may be constructed such that the inverters of the second chain have a stronger drive capability than the corresponding inverters of the first chain. Capacitive coupling is provided between outputs of inverters of the first chain and outputs of corresponding inverters of the second chain. The capacitive coupling provides interaction between the first and second inverter chains which acts to align transition edges of the first and second signals as the signals propagate through the respective first and second inverter chains. The edge alignment process may be facilitated by intentionally reducing a transition rate of either the first or second signal. This intentional transition rate reduction could be provided by applying the first or second signal to a delay circuit at an input of the corresponding inverter chain, or by connecting additional capacitive loads to outputs of the first several inverters in the corresponding inverter chain.