Integrated Circuit Design using DFM-Enhanced Architecture
    3.
    发明申请
    Integrated Circuit Design using DFM-Enhanced Architecture 有权
    使用DFM增强架构的集成电路设计

    公开(公告)号:US20100281446A1

    公开(公告)日:2010-11-04

    申请号:US12708242

    申请日:2010-02-18

    IPC分类号: G06F17/50

    摘要: Integrated circuit libraries include a first standard cell having a first left boundary and a first right boundary, and a second standard cell having a second left boundary and a second right boundary. The first standard cell and the second standard cell are of a same cell variant. A first active region in the first standard cell has a different length of diffusion than a second active region in the second standard cell. The first active region and the second active region are corresponding active regions represented by a same component of a same circuit diagram representing both the first standard cell and the second standard cell.

    摘要翻译: 集成电路库包括具有第一左边界和第一右边界的第一标准单元,以及具有第二左边界和第二右边界的第二标准单元。 第一标准细胞和第二标准细胞具有相同的细胞变体。 第一标准单元中的第一有源区具有与第二标准单元中的第二有源区不同的扩散长度。 第一有源区和第二有源区是由表示第一标准单元和第二标准单元的相同电路图的相同分量表示的相应有源区。

    Methods for Cell Boundary Isolation in Double Patterning Design
    4.
    发明申请
    Methods for Cell Boundary Isolation in Double Patterning Design 有权
    双重图案设计中细胞边界隔离的方法

    公开(公告)号:US20100196803A1

    公开(公告)日:2010-08-05

    申请号:US12616970

    申请日:2009-11-12

    IPC分类号: G03F1/00 G06F17/50

    CPC分类号: G03F1/70 G03F1/00

    摘要: A method of designing a double patterning mask set for a layout of a chip includes designing standard cells. In each of the standard cells, all left-boundary patterns are assigned with one of a first indicator and a second indicator, and all right-boundary patterns are assigned with an additional one of the first indicator and the second indicator. The method further includes placing the standard cells in a row of the layout of the chip. Starting from one of the standard cells in the row, indicator changes to the standard cells are propagated throughout the row. All patterns in the standard cells having the first indicator are transferred to a first mask of the double patterning mask set. All patterns in the standard cells having the second indicator are transferred to a second mask of the double patterning mask set.

    摘要翻译: 设计用于芯片布局的双重图案掩模组的方法包括设计标准单元。 在每个标准单元中,所有左边界图案被分配有第一指示符和第二指示符中的一个,并且所有右边图案都被分配有第一指示符和第二指示符中的另外一个。 该方法还包括将标准单元放置在芯片布局的一行中。 从行中的一个标准单元开始,标记单元的指示符更改在整行中传播。 具有第一指示符的标准单元中的所有图案被转移到双图案掩模组的第一掩模。 具有第二指示器的标准单元中的所有图案被转移到双重图案掩模组的第二掩模。

    Methods for cell boundary isolation in double patterning design
    5.
    发明授权
    Methods for cell boundary isolation in double patterning design 有权
    双图案设计中单元边界隔离的方法

    公开(公告)号:US08255837B2

    公开(公告)日:2012-08-28

    申请号:US12616970

    申请日:2009-11-12

    IPC分类号: G06F17/50

    CPC分类号: G03F1/70 G03F1/00

    摘要: A method of designing a double patterning mask set for a layout of a chip includes designing standard cells. In each of the standard cells, all left-boundary patterns are assigned with one of a first indicator and a second indicator, and all right-boundary patterns are assigned with an additional one of the first indicator and the second indicator. The method further includes placing the standard cells in a row of the layout of the chip. Starting from one of the standard cells in the row, indicator changes to the standard cells are propagated throughout the row. All patterns in the standard cells having the first indicator are transferred to a first mask of the double patterning mask set. All patterns in the standard cells having the second indicator are transferred to a second mask of the double patterning mask set.

    摘要翻译: 设计用于芯片布局的双重图案掩模组的方法包括设计标准单元。 在每个标准单元中,所有左边界图案被分配有第一指示符和第二指示符中的一个,并且所有右边图案都被分配有第一指示符和第二指示符中的另外一个。 该方法还包括将标准单元放置在芯片布局的一行中。 从行中的一个标准单元开始,标记单元的指示符更改在整行中传播。 具有第一指示符的标准单元中的所有图案被转移到双图案掩模组的第一掩模。 具有第二指示器的标准单元中的所有图案被转移到双重图案掩模组的第二掩模。

    Integrated circuit design using DFM-enhanced architecture
    6.
    发明授权
    Integrated circuit design using DFM-enhanced architecture 有权
    采用DFM增强架构的集成电路设计

    公开(公告)号:US08631366B2

    公开(公告)日:2014-01-14

    申请号:US12708242

    申请日:2010-02-18

    IPC分类号: G06F17/50

    摘要: Integrated circuit libraries include a first standard cell having a first left boundary and a first right boundary, and a second standard cell having a second left boundary and a second right boundary. The first standard cell and the second standard cell are of a same cell variant. A first active region in the first standard cell has a different length of diffusion than a second active region in the second standard cell. The first active region and the second active region are corresponding active regions represented by a same component of a same circuit diagram representing both the first standard cell and the second standard cell.

    摘要翻译: 集成电路库包括具有第一左边界和第一右边界的第一标准单元,以及具有第二左边界和第二右边界的第二标准单元。 第一标准细胞和第二标准细胞具有相同的细胞变体。 第一标准单元中的第一有源区具有与第二标准单元中的第二有源区不同的扩散长度。 第一有源区和第二有源区是由表示第一标准单元和第二标准单元的相同电路图的相同分量表示的相应有源区。

    METHOD AND APPARATUS FOR ACHIEVING MULTIPLE PATTERNING TECHNOLOGY COMPLIANT DESIGN LAYOUT
    7.
    发明申请
    METHOD AND APPARATUS FOR ACHIEVING MULTIPLE PATTERNING TECHNOLOGY COMPLIANT DESIGN LAYOUT 有权
    实现多种图案技术的方法和装置合规设计布局

    公开(公告)号:US20120131528A1

    公开(公告)日:2012-05-24

    申请号:US12953661

    申请日:2010-11-24

    IPC分类号: G06F17/50

    摘要: A method and apparatus for achieving multiple patterning compliant technology design layouts is provided. An exemplary method includes providing a routing grid having routing tracks; designating each of the routing tracks one of at least two colors; applying a pattern layout having a plurality of features to the routing grid, wherein each of the plurality of features corresponds with at least one routing track; and applying a feature splitting constraint to determine whether the pattern layout is a multiple patterning compliant layout. If the pattern layout is not a multiple patterning compliant layout, the pattern layout may be modified until a multiple patterning compliant layout is achieved. If the pattern layout is a multiple patterning compliant layout, the method includes coloring each of the plurality of features based on the color of each feature's corresponding at least one routing track, thereby forming a colored pattern layout, and generating at least two masks with the features of the colored pattern layout. Each mask includes features of a single color.

    摘要翻译: 提供了一种用于实现多个图案化兼容技术设计布局的方法和装置。 示例性方法包括提供具有路由轨迹的路由网格; 指定每个路线轨道至少两种颜色之一; 将具有多个特征的图案布局应用于所述路由网格,其中所述多个特征中的每一个对应于至少一个路由轨道; 以及应用特征分解约束来确定所述图案布局是否是符合多重图案化的布局。 如果图案布局不是符合多重图案化的布局,则可以修改图案布局,直到实现多重图案化兼容布局。 如果图案布局是符合多重图案化的布局,则该方法包括基于每个特征对应的至少一个路线轨迹的颜色来着色多个特征中的每一个,从而形成彩色图案布局,并且生成至少两个具有 彩色图案布局的特点。 每个面具都包含单一颜色的特征。

    Method and apparatus for achieving multiple patterning technology compliant design layout
    8.
    发明授权
    Method and apparatus for achieving multiple patterning technology compliant design layout 有权
    用于实现多种图案化技术兼容的设计布局的方法和装置

    公开(公告)号:US08418111B2

    公开(公告)日:2013-04-09

    申请号:US12953661

    申请日:2010-11-24

    IPC分类号: G06F17/50

    摘要: A method and apparatus for achieving multiple patterning compliant technology design layouts is provided. An exemplary method includes providing a routing grid having routing tracks; designating each of the routing tracks one of at least two colors; applying a pattern layout having a plurality of features to the routing grid, wherein each of the plurality of features corresponds with at least one routing track; and applying a feature splitting constraint to determine whether the pattern layout is a multiple patterning compliant layout. If the pattern layout is not a multiple patterning compliant layout, the pattern layout may be modified until a multiple patterning compliant layout is achieved. If the pattern layout is a multiple patterning compliant layout, the method includes coloring each of the plurality of features based on the color of each feature's corresponding at least one routing track, thereby forming a colored pattern layout, and generating at least two masks with the features of the colored pattern layout. Each mask includes features of a single color.

    摘要翻译: 提供了一种用于实现多个图案化兼容技术设计布局的方法和装置。 示例性方法包括提供具有路由轨迹的路由网格; 指定每个路线轨道至少两种颜色之一; 将具有多个特征的图案布局应用于所述路由网格,其中所述多个特征中的每一个对应于至少一个路由轨道; 以及应用特征分解约束来确定所述图案布局是否是符合多重图案化的布局。 如果图案布局不是符合多重图案化的布局,则可以修改图案布局,直到实现多重图案化兼容布局。 如果图案布局是符合多重图案化的布局,则该方法包括基于每个特征对应的至少一个路线轨迹的颜色来着色多个特征中的每一个,从而形成彩色图案布局,并且生成至少两个具有 彩色图案布局的特点。 每个面具都包含单一颜色的特征。