公开(公告)号：US11693582B2

公开(公告)日：2023-07-04

申请号：US16947592

申请日：2020-08-07

Applicant: Intel Corporation

Inventor： Aliasgar S. Madraswala ,  Ali Khakifirooz ,  Camila Jaramillo ,  John Egler ,  Netra Mahuli ,  Renjie Chen ,  Yogesh Wakchaure

IPC: G06F3/06 ,  G11C11/56 ,  G11C16/26 ,  G11C16/04

CPC classification number: G06F3/0655 ,  G06F3/0604 ,  G06F3/0679 ,  G11C11/5642 ,  G11C11/5671 ,  G11C16/0483 ,  G11C16/26

Abstract: An apparatus comprises a plurality of memory cells; a plurality of sense circuits, a sense circuit comprising a sense node selectively coupled to a bitline coupled to a first cell of the plurality of memory cells; and a controller to transpose a value indicative of a voltage of the first cell to the sense node; isolate the sense node from the bitline; and calibrate a parameter for the sense circuit based on outputs of the sense circuit for each of a plurality of different applied values of the parameter.

公开(公告)号：US20190278488A1

公开(公告)日：2019-09-12

申请号：US16271572

申请日：2019-02-08

Applicant: Intel Corporation

Inventor： Aliasgar S. Madraswala ,  Yogesh B. Wakchaure ,  Camila Jaramillo ,  Trupti Bemalkhedkar

IPC: G06F3/06 ,  G11C16/22

Abstract: A disclosed example to use an erase-suspend feature on a memory device includes a host interface to receive a first erase command to perform an erase operation; and a control circuit to: based on the erase-suspend feature being enabled at the memory device, suspend the erase operation based on determining that a length of time equal to an erase segment duration value has elapsed, the length of time elapsed being relative to a start of an erase segment, and the erase segment duration value specified in a configuration parameter for the erase-suspend feature; perform a second memory operation when the erase operation is suspended; and after the second memory operation is complete, resume the erase operation based on receiving a second erase command from the memory host controller.

公开(公告)号：US10325665B2

公开(公告)日：2019-06-18

申请号：US15836124

申请日：2017-12-08

Applicant: INTEL CORPORATION

Inventor： Richard Fastow ,  Xin Sun ,  Uday Chandrasekhar ,  Krishna K. Parat ,  Camila Jaramillo ,  Purval S. Sule ,  Aliasgar S. Madraswala

IPC: G11C5/14 ,  G11C16/28 ,  G11C16/16 ,  G11C16/34 ,  G11C11/4074 ,  G11C16/04

Abstract: A controller for a NAND memory array is presented. In embodiments, the controller may include circuitry to provide bias voltages to a NAND memory array that includes two or more decks of memory cells, and an output interface coupled to the circuitry and to wordlines (WLs) of the memory array. In embodiments, the circuitry, in a deck erase operation may: apply a first set of bias voltages via the output interface to active WLs of at least a first deck of the two or more decks of memory cells to be erased; and apply a second set of bias voltages via the output interface to active WLs of at least a second deck of the two or more decks of memory cells not to be erased, wherein the first set of bias voltages is lower than the second set of bias voltages.

公开(公告)号：US10203884B2

公开(公告)日：2019-02-12

申请号：US15085291

申请日：2016-03-30

Applicant: Intel Corporation

Inventor： Aliasgar S. Madraswala ,  Yogesh B. Wakchaure ,  Camila Jaramillo ,  Trupti Bemalkhedkar

IPC: G06F3/06 ,  G11C16/22

Abstract: A disclosed example to use an erase-suspend feature with a memory device includes sending, by a memory host controller, an erase-suspend enable setting and an erase segment duration value to the memory device. The erase-suspend enable setting is to cause the memory device to perform an erase operation as a plurality of erase segments and to suspend the erase operation between the erase segments. The erase segment duration value is to specify a length of time for the erase segments. The memory host controller initiates an erase operation to be performed at the memory device. When the erase operation is suspended, the memory host controller initiates a second memory operation to be performed at the memory device. After the memory host controller determines that the second memory operation is complete, the memory host controller initiates resumption of the erase operation.

公开(公告)号：US20170285969A1

公开(公告)日：2017-10-05

申请号：US15085291

申请日：2016-03-30

Applicant: Intel Corporation

Inventor： Aliasgar S. Madraswala ,  Yogesh B. Wakchaure ,  Camila Jaramillo ,  Trupti Bemalkhedkar

IPC: G06F3/06 ,  G11C16/22

CPC classification number: G06F3/0613 ,  G06F3/0634 ,  G06F3/0652 ,  G06F3/0659 ,  G06F3/0679 ,  G11C16/14

Abstract: A disclosed example to use an erase-suspend feature with a memory device includes sending, by a memory host controller, an erase-suspend enable setting and an erase segment duration value to the memory device. The erase-suspend enable setting is to cause the memory device to perform an erase operation as a plurality of erase segments and to suspend the erase operation between the erase segments. The erase segment duration value is to specify a length of time for the erase segments. The memory host controller initiates an erase operation to be performed at the memory device. When the erase operation is suspended, the memory host controller initiates a second memory operation to be performed at the memory device. After the memory host controller determines that the second memory operation is complete, the memory host controller initiates resumption of the erase operation.