Metal induced self-aligned crystallization of Si layer for TFT
    4.
    发明申请
    Metal induced self-aligned crystallization of Si layer for TFT 有权
    TFT的Si层的金属诱导自对准结晶

    公开(公告)号:US20020093017A1

    公开(公告)日:2002-07-18

    申请号:US09765134

    申请日:2001-01-18

    Abstract: The present invention discloses a semiconductor device, a thin film transistor (TFT), and a process for forming a TFT. The semiconductor device according to the present invention comprises a top-gate type thin film transistor (TFT), said top-gate type TFT being formed on a substrate, said top-gate type TFT comprising: an insulating layer deposited on said substrate; a source electrode and a drain electrode formed from a metal-dopant compound, said metal-dopant compound being deposited on said insulating layer; a polycrystalline Si (poly-Si) layer deposited on said insulating layer and said source electrode and said drain electrode; an ohmic contact layer being formed between said metal-dpoant compound and said poly-Si layer through migration of said dopant from said metal-dopant compound; a gate insulating layer deposited on said poly-Si layer; and a gate electrode formed on said gate insulating layer, wherein said poly-Si layer is crystallized by metal induced lateral crystallization.

    Abstract translation: 本发明公开了半导体器件,薄膜晶体管(TFT)和TFT的形成工艺。 根据本发明的半导体器件包括顶栅型薄膜晶体管(TFT),所述顶栅型TFT形成在衬底上,所述顶栅型TFT包括:沉积在所述衬底上的绝缘层; 由金属 - 掺杂剂化合物形成的源电极和漏电极,所述金属 - 掺杂剂化合物沉积在所述绝缘层上; 沉积在所述绝缘层和所述源电极和所述漏电极上的多晶Si(多晶硅)层; 通过所述掺杂剂从所述金属掺杂剂化合物的迁移而在所述金属掺杂化合物和所述多晶硅层之间形成欧姆接触层; 沉积在所述多晶硅层上的栅极绝缘层; 以及形成在所述栅极绝缘层上的栅电极,其中所述多晶硅层通过金属诱导的横向结晶而结晶。

    Active matrix oled voltage drive pixel circuit
    5.
    发明申请
    Active matrix oled voltage drive pixel circuit 有权
    有源矩阵带电驱动像素电路

    公开(公告)号:US20030107565A1

    公开(公告)日:2003-06-12

    申请号:US10300417

    申请日:2002-11-20

    Abstract: There is provided a circuit for driving a current mode light modulating device. The circuit includes (a) a capacitor for storing a data voltage, (b) a field effect transistor (FET) controlled by a signal on a scan line, for coupling the data voltage from a signal line to the capacitor, and (c) a current source, controlled by the stored data voltage, for driving the device with current provided from a power line. The power line is in a plane that is geometrically parallel to a plane within which the scan line is located.

    Abstract translation: 提供了用于驱动电流模式光调制装置的电路。 该电路包括:(a)用于存储数据电压的电容器,(b)由扫描线上的信号控制的场效应晶体管(FET),用于将来自信号线的数据电压耦合到电容器;以及(c) 由存储的数据电压控制的电流源,用于利用从电力线提供的电流驱动装置。 电力线位于几何平行于扫描线所在的平面的平面内。

    Yield enhancement pixel structure for active matrix organic light-emitting diode displays
    6.
    发明申请
    Yield enhancement pixel structure for active matrix organic light-emitting diode displays 有权
    有源矩阵有机发光二极管显示器的产量增强像素结构

    公开(公告)号:US20030094894A1

    公开(公告)日:2003-05-22

    申请号:US10264409

    申请日:2002-10-04

    CPC classification number: H01L27/3246 H01L27/3283

    Abstract: An active matrix organic light-emitting diode comprising an organic light-emitting diode portion. The organic light-emitting diode portion comprising: an underlayer having a top surface and bottom surface; a first electrode layer which is deposited and patterned on the top surface of the underlayer such that at least a portion of the underlayer is exposed, wherein the deposited first electrode layer comprises a top surface, a bottom surface and sidewalls disposed between the top and bottom surfaces, the sidewalls are positioned adjacent to the exposed portion of the underlayer; a passivation layer deposited on the exposed portion of the underlayer and the peripheral regions of the first electrode layer such that the passivation layer covers the sidewalls and the peripheral regions of the first electrode layer; a transparent conductor layer deposited on the passivation layer and the non-peripheral regions of the first electrode layer; and a second electrode layer deposited on the transparent conductor layer.

    Abstract translation: 包含有机发光二极管部分的有源矩阵有机发光二极管。 所述有机发光二极管部分包括:具有顶表面和底表面的底层; 第一电极层,其沉积并图案化在底层的顶表面上,使得底层的至少一部分被暴露,其中沉积的第一电极层包括顶表面,底表面和设置在顶层和底层之间的侧壁 表面,侧壁定位成与底层的暴露部分相邻; 沉积在所述底层的暴露部分上的钝化层和所述第一电极层的外围区域,使得所述钝化层覆盖所述第一电极层的侧壁和周边区域; 沉积在钝化层和第一电极层的非周边区域上的透明导体层; 以及沉积在所述透明导体层上的第二电极层。

Patent Agency Ranking