STRESS ENHANCED TRANSISTOR
    1.
    发明申请
    STRESS ENHANCED TRANSISTOR 有权
    应力增强晶体管

    公开(公告)号:US20100096698A1

    公开(公告)日:2010-04-22

    申请号:US12644882

    申请日:2009-12-22

    Abstract: Stress enhanced MOS transistors are provided. A semiconductor device is provided that comprises a semiconductor-on-insulator structure, a gate insulator layer, a source region, a drain region and a conductive gate overlying the gate insulator layer. The semiconductor-on-insulator structure comprises: a substrate, a semiconductor layer, and an insulating layer disposed between the substrate and the semiconductor layer. The semiconductor layer has a first surface, a second surface and a first region. The gate insulator layer overlies the first region, the conductive gate overlies the gate insulator layer, and the source region and the drain region overlie the first surface and comprise a strain-inducing epitaxial layer

    Abstract translation: 提供了应力增强型MOS晶体管。 提供一种半导体器件,其包括绝缘体上半导体结构,栅极绝缘体层,源极区域,漏极区域和覆盖栅极绝缘体层的导电栅极。 绝缘体上半导体结构包括:衬底,半导体层和设置在衬底和半导体层之间的绝缘层。 半导体层具有第一表面,第二表面和第一区域。 栅极绝缘体层覆盖第一区域,导电栅极覆盖栅极绝缘体层,源区域和漏极区域覆盖在第一表面上,并且包括应变诱导外延层

    Stress enhanced MOS transistor and methods for its fabrication
    2.
    发明授权
    Stress enhanced MOS transistor and methods for its fabrication 有权
    应力增强型MOS晶体管及其制造方法

    公开(公告)号:US07534689B2

    公开(公告)日:2009-05-19

    申请号:US11562209

    申请日:2006-11-21

    Abstract: A stress enhanced MOS transistor and methods for its fabrication are provided. In one embodiment the method comprises forming a gate electrode overlying and defining a channel region in a monocrystalline semiconductor substrate. A trench having a side surface facing the channel region is etched into the monocrystalline semiconductor substrate adjacent the channel region. The trench is filled with a second monocrystalline semiconductor material having a first concentration of a substitutional atom and with a third monocrystalline semiconductor material having a second concentration of the substitutional atom. The second monocrystalline semiconductor material is epitaxially grown to have a wall thickness along the side surface sufficient to exert a greater stress on the channel region than the stress that would be exerted by a monocrystalline semiconductor material having the second concentration if the trench was filled by the third monocrystalline material alone.

    Abstract translation: 提供了一种应力增强型MOS晶体管及其制造方法。 在一个实施例中,该方法包括形成覆盖并限定单晶半导体衬底中的沟道区的栅电极。 具有面向通道区域的侧表面的沟槽被蚀刻到与沟道区域相邻的单晶半导体衬底中。 沟槽填充有具有第一浓度的取代原子的第二单晶半导体材料和具有第二浓度取代原子的第三单晶半导体材料。 第二单晶半导体材料被外延生长以具有沿着侧表面的壁厚,足以在沟道区域施加比由具有第二浓度的单晶半导体材料施加的应力更大的应力,如果沟槽由 第三单晶材料。

    STRESS ENHANCED TRANSISTOR AND METHODS FOR ITS FABRICATION
    3.
    发明申请
    STRESS ENHANCED TRANSISTOR AND METHODS FOR ITS FABRICATION 有权
    应力增强晶体管及其制造方法

    公开(公告)号:US20080142835A1

    公开(公告)日:2008-06-19

    申请号:US11611784

    申请日:2006-12-15

    Abstract: A stress enhanced MOS transistor and methods for its fabrication are provided. A semiconductor-on-insulator structure is provided which includes a semiconductor layer having a first surface. A strain-inducing epitaxial layer is blanket deposited over the first surface, and can then be used to create a source region and a drain region which overlie the first surface.

    Abstract translation: 提供了一种应力增强型MOS晶体管及其制造方法。 提供了一种绝缘体上半导体结构,其包括具有第一表面的半导体层。 应变诱导外延层被覆盖地沉积在第一表面上,然后可用于产生覆盖在第一表面上的源极区域和漏极区域。

    STRESS ENHANCED MOS TRANSISTOR AND METHODS FOR ITS FABRICATION
    4.
    发明申请
    STRESS ENHANCED MOS TRANSISTOR AND METHODS FOR ITS FABRICATION 有权
    应力增强MOS晶体管及其制造方法

    公开(公告)号:US20080119031A1

    公开(公告)日:2008-05-22

    申请号:US11562209

    申请日:2006-11-21

    Abstract: A stress enhanced MOS transistor and methods for its fabrication are provided. In one embodiment the method comprises forming a gate electrode overlying and defining a channel region in a monocrystalline semiconductor substrate. A trench having a side surface facing the channel region is etched into the monocrystalline semiconductor substrate adjacent the channel region. The trench is filled with a second monocrystalline semiconductor material having a first concentration of a substitutional atom and with a third monocrystalline semiconductor material having a second concentration of the substitutional atom. The second monocrystalline semiconductor material is epitaxially grown to have a wall thickness along the side surface sufficient to exert a greater stress on the channel region than the stress that would be exerted by a monocrystalline semiconductor material having the second concentration if the trench was filled by the third monocrystalline material alone.

    Abstract translation: 提供了一种应力增强型MOS晶体管及其制造方法。 在一个实施例中,该方法包括形成覆盖并限定单晶半导体衬底中的沟道区的栅电极。 具有面向通道区域的侧表面的沟槽被蚀刻到与沟道区域相邻的单晶半导体衬底中。 沟槽填充有具有第一浓度的取代原子的第二单晶半导体材料和具有第二浓度取代原子的第三单晶半导体材料。 第二单晶半导体材料被外延生长以具有沿着侧表面的壁厚,足以在沟道区域施加比由具有第二浓度的单晶半导体材料施加的应力更大的应力,如果沟槽由 第三单晶材料。

    Stress enhanced transistor and methods for its fabrication
    5.
    发明授权
    Stress enhanced transistor and methods for its fabrication 有权
    应力增强晶体管及其制造方法

    公开(公告)号:US07704840B2

    公开(公告)日:2010-04-27

    申请号:US11611784

    申请日:2006-12-15

    Abstract: A stress enhanced MOS transistor and methods for its fabrication are provided. A semiconductor-on-insulator structure is provided which includes a semiconductor layer having a first surface. A strain-inducing epitaxial layer is blanket deposited over the first surface, and can then be used to create a source region and a drain region which overlie the first surface.

    Abstract translation: 提供了一种应力增强型MOS晶体管及其制造方法。 提供了一种绝缘体上半导体结构,其包括具有第一表面的半导体层。 应变诱导外延层被覆盖地沉积在第一表面上,然后可用于产生覆盖在第一表面上的源极区域和漏极区域。

    Stress enhanced transistor
    6.
    发明授权
    Stress enhanced transistor 有权
    应力增强晶体管

    公开(公告)号:US07893496B2

    公开(公告)日:2011-02-22

    申请号:US12644882

    申请日:2009-12-22

    Abstract: Stress enhanced MOS transistors are provided. A semiconductor device is provided that comprises a semiconductor-on-insulator structure, a gate insulator layer, a source region, a drain region and a conductive gate overlying the gate insulator layer. The semiconductor-on-insulator structure comprises: a substrate, a semiconductor layer, and an insulating layer disposed between the substrate and the semiconductor layer. The semiconductor layer has a first surface, a second surface and a first region. The gate insulator layer overlies the first region, the conductive gate overlies the gate insulator layer, and the source region and the drain region overlie the first surface and comprise a strain-inducing epitaxial layer

    Abstract translation: 提供了应力增强型MOS晶体管。 提供一种半导体器件,其包括绝缘体上半导体结构,栅极绝缘体层,源极区域,漏极区域和覆盖栅极绝缘体层的导电栅极。 绝缘体上半导体结构包括:衬底,半导体层和布置在衬底和半导体层之间的绝缘层。 半导体层具有第一表面,第二表面和第一区域。 栅极绝缘体层覆盖第一区域,导电栅极覆盖栅极绝缘体层,源区域和漏极区域覆盖在第一表面上,并且包括应变诱导外延层

    High-K metal gate electrode structures formed by early cap layer adaptation
    7.
    发明授权
    High-K metal gate electrode structures formed by early cap layer adaptation 有权
    通过早期盖层适应形成的高K金属栅电极结构

    公开(公告)号:US08664057B2

    公开(公告)日:2014-03-04

    申请号:US13565970

    申请日:2012-08-03

    CPC classification number: H01L21/823807 H01L21/823814 H01L21/823828

    Abstract: When forming high-k metal gate electrode structures in transistors of different conductivity type while also incorporating an embedded strain-inducing semiconductor alloy selectively in one type of transistor, superior process uniformity may be accomplished by selectively reducing the thickness of a dielectric cap material of a gate layer stack above the active region of transistors which do not receive the strain-inducing semiconductor alloy. In this case, superior confinement and thus integrity of sensitive gate materials may be accomplished in process strategies in which the sophisticated high-k metal gate electrode structures are formed in an early manufacturing stage, while, in a replacement gate approach, superior process uniformity is achieved upon exposing the surface of a placeholder electrode material.

    Abstract translation: 当在不同导电类型的晶体管中形成高k金属栅极电极结构时,同时在一种类型的晶体管中选择性地并入嵌入式应变诱导半导体合金,可以通过选择性地减小介电帽材料的厚度来实现优异的工艺均匀性 栅极层堆叠在不接收应变诱导半导体合金的晶体管的有源区上方。 在这种情况下,可以在早期制造阶段中形成复杂的高k金属栅极电极结构的工艺策略中实现优异的限制和因此敏感栅极材料的完整性,而在替代栅极方法中,优良的工艺均匀性是 在暴露观察者电极材料的表面时实现。

    Semiconductor transistor device structure with back side source/drain contact plugs, and related manufacturing method
    8.
    发明授权
    Semiconductor transistor device structure with back side source/drain contact plugs, and related manufacturing method 有权
    具有背面源极/漏极接触插头的半导体晶体管器件结构及相关制造方法

    公开(公告)号:US08373228B2

    公开(公告)日:2013-02-12

    申请号:US12687607

    申请日:2010-01-14

    Abstract: A method of fabricating a semiconductor device with back side conductive plugs is provided here. The method begins by forming a gate structure overlying a semiconductor-on-insulator (SOI) substrate. The SOI substrate has a support layer, an insulating layer overlying the support layer, an active semiconductor region overlying the insulating layer, and an isolation region outboard of the active semiconductor region. A first section of the gate structure is formed overlying the isolation region and a second section of the gate structure is formed overlying the active semiconductor region. The method continues by forming source/drain regions in the active semiconductor region, and thereafter removing the support layer from the SOI substrate. Next, the method forms conductive plugs for the gate structure and the source/drain regions, where each of the conductive plugs passes through the insulating layer.

    Abstract translation: 此处提供制造具有背面导电插头的半导体器件的方法。 该方法通过形成覆盖绝缘体上半导体(SOI)衬底的栅极结构开始。 SOI衬底具有支撑层,覆盖在支撑层上的绝缘层,覆盖绝缘层的有源半导体区域和有源半导体区域外侧的隔离区域。 栅极结构的第一部分形成在隔离区域的上方,栅极结构的第二部分形成在有源半导体区域的上方。 该方法通过在有源半导体区域中形成源极/漏极区域继续,然后从SOI衬底去除支撑层。 接下来,该方法形成用于栅极结构和源极/漏极区域的导电插塞,其中每个导电插塞穿过绝缘层。

    SEMICONDUCTOR DEVICE COMPRISING METAL GATE ELECTRODE STRUCTURES AND NON-FETS WITH DIFFERENT HEIGHT BY EARLY ADAPTATION OF GATE STACK TOPOGRAPHY
    9.
    发明申请
    SEMICONDUCTOR DEVICE COMPRISING METAL GATE ELECTRODE STRUCTURES AND NON-FETS WITH DIFFERENT HEIGHT BY EARLY ADAPTATION OF GATE STACK TOPOGRAPHY 审中-公开
    包含金属栅极电极结构和不同高度的非FET的半导体器件通过栅格堆叠拓扑的早期适应

    公开(公告)号:US20130032893A1

    公开(公告)日:2013-02-07

    申请号:US13550693

    申请日:2012-07-17

    Abstract: Gate height scaling in sophisticated semiconductor devices may be implemented without requiring a redesign of non-transistor devices. To this end, the semiconductor electrode material may be adapted in its thickness above active regions and isolation regions that receive the non-transistor devices. Thereafter, the actual patterning of the adapted gate layer stack may be performed so as to obtain gate electrode structures of a desired height for improving, in particular, AC performance without requiring a redesign of the non-transistor devices.

    Abstract translation: 可以实现复杂半导体器件中的栅极高度缩放,而不需要重新设计非晶体管器件。 为此,可以将半导体电极材料的厚度适用于有源区域和接收非晶体管器件的隔离区域。 此后,可以执行适合的栅极层堆叠的实际图案化,以获得所需高度的栅电极结构,以改善特别是AC性能,而不需要重新设计非晶体管器件。

Patent Agency Ranking