公开(公告)号：US20210201967A1

公开(公告)日：2021-07-01

申请号：US17133480

申请日：2020-12-23

Applicant: Micron Technology, Inc.

Inventor： Hiroyuki Matsuno ,  Shuichi Tsukada

IPC: G11C7/10 ,  G11C11/4091 ,  G11C8/18 ,  G11C11/4074 ,  G11C7/22 ,  G11C7/06 ,  G11C11/4072

Abstract: Apparatuses including input buffers and methods for operating input buffers are described. An example input buffer includes a plurality of input buffer circuits, each receiving input data and activated by a respective clock signal. An input buffer circuit includes a decision feedback equalizer (DFB) having adjustable capacitances and reference capacitances to set a reference level of the input buffer circuit. The capacitance of the adjustable capacitances may be set by a code. The DFB provides a capacitance of the adjustable capacitances to a first sense node and further provides a capacitance of the reference capacitances to a second sense node to set the reference level of the input buffer circuit. The input buffer circuit provides output data based on the input data and the reference level set by the DFE.

公开(公告)号：US09865324B2

公开(公告)日：2018-01-09

申请号：US14887217

申请日：2015-10-19

Applicant: Micron Technology, Inc.

Inventor： Hiroyuki Matsuno ,  Koji Mine ,  Yoshifumi Mochida

IPC: G11C11/40 ,  G11C8/12 ,  G11C7/10 ,  G11C11/4076 ,  G11C11/408 ,  G11C11/4096 ,  G11C11/4094

CPC classification number: G11C11/4076 ,  G11C7/1039 ,  G11C7/109 ,  G11C8/12 ,  G11C11/4087 ,  G11C11/4094 ,  G11C11/4096

Abstract: Method and Apparatuses for of decoding commands for a semiconductor device are described. An example method includes receiving a portion of a command at first and second clock cycles; validating the portion of the command received at the first and second clock cycles at a third clock cycle when a chip select signal indicates a first state and continuing to receive the remaining portion of the command at the third clock cycle and a fourth clock cycle so that the command can be completely received by the semiconductor device by the fourth clock cycle; and invalidating the portion of the command received at the first and second clock cycles at the third clock cycle when the chip select signal indicates a second state different from the first state, so that a new command can be input to the semiconductor device at the third clock cycle.

公开(公告)号：US20170110173A1

公开(公告)日：2017-04-20

申请号：US14887217

申请日：2015-10-19

Applicant: Micron Technology, Inc.

Inventor： Hiroyuki Matsuno ,  Koji Mine ,  Yoshifumi Mochida

IPC: G11C11/4076 ,  G11C11/4096 ,  G11C11/4094 ,  G11C11/408

CPC classification number: G11C11/4076 ,  G11C7/1039 ,  G11C7/109 ,  G11C8/12 ,  G11C11/4087 ,  G11C11/4094 ,  G11C11/4096

Abstract: Method and Apparatuses for of decoding commands for a semiconductor device are described. An example method includes receiving a portion of a command at first and second clock cycles; validating the portion of the command received at the first and second clock cycles at a third clock cycle when a chip select signal indicates a first state and continuing to receive the remaining portion of the command at the third clock cycle and a fourth clock cycle so that the command can be completely received by the semiconductor device by the fourth clock cycle; and invalidating the portion of the command received at the first and second clock cycles at the third clock cycle when the chip select signal indicates a second state different from the first state, so that a new command can be input to the semiconductor device at the third clock cycle.

公开(公告)号：US11349479B2

公开(公告)日：2022-05-31

申请号：US16273547

申请日：2019-02-12

Applicant: MICRON TECHNOLOGY, INC.

Inventor： Hiroyuki Matsuno ,  Shuichi Tsukada

IPC: H03K19/00 ,  G11C7/10 ,  H03K19/0185 ,  G11C5/14 ,  G11C7/22 ,  G11C14/00 ,  G11C8/10 ,  G11C11/4093

Abstract: An example apparatus according to an embodiment of the disclosure includes first and second voltage terminals, and first, second, and third circuit nodes. A potential of the first circuit node is changed based on an input signal. A flip-flop circuit includes first and second inverters cross-coupled to each other. The first inverter is coupled between the first voltage terminal and the second circuit node. A first transistor is coupled between the second and third circuit nodes, and the first transistor has a control electrode coupled to the first circuit node. A first current control circuit is coupled between the third circuit node and the second voltage terminal, and an amount of current flowing through the first current control circuit being controlled based on a first code signal.

公开(公告)号：US11176973B2

公开(公告)日：2021-11-16

申请号：US17133480

申请日：2020-12-23

Applicant: Micron Technology, Inc.

Inventor： Hiroyuki Matsuno ,  Shuichi Tsukada

IPC: G11C7/10 ,  G11C11/4091 ,  G11C8/18 ,  G11C11/4074 ,  G11C7/22 ,  G11C7/06 ,  G11C11/4072

Abstract: Apparatuses including input buffers and methods for operating input buffers are described. An example input buffer includes a plurality of input buffer circuits, each receiving input data and activated by a respective clock signal. An input buffer circuit includes a decision feedback equalizer (DFB) having adjustable capacitances and reference capacitances to set a reference level of the input buffer circuit. The capacitance of the adjustable capacitances may be set by a code. The DFB provides a capacitance of the adjustable capacitances to a first sense node and further provides a capacitance of the reference capacitances to a second sense node to set the reference level of the input buffer circuit. The input buffer circuit provides output data based on the input data and the reference level set by the DFE.

公开(公告)号：US10424367B2

公开(公告)日：2019-09-24

申请号：US15841131

申请日：2017-12-13

Applicant: Micron Technology, Inc.

Inventor： Hiroyuki Matsuno ,  Koji Mine ,  Yoshifumi Mochida

IPC: G11C11/4076 ,  G11C11/408 ,  G11C11/4096 ,  G11C11/4094 ,  G11C7/10 ,  G11C8/12

Abstract: Method and Apparatuses for of decoding commands for a semiconductor device are described. An example method includes receiving a portion of a command at first and second clock cycles; validating the portion of the command received at the first and second clock cycles at a third clock cycle when a chip select signal indicates a first state and continuing to receive the remaining portion of the command at the third clock cycle and a fourth clock cycle so that the command can be completely received by the semiconductor device by the fourth clock cycle; and invalidating the portion of the command received at the first and second clock cycles at the third clock cycle when the chip select signal indicates a second state different from the first state, so that a new command can be input to the semiconductor device at the third clock cycle.

公开(公告)号：US10211832B1

公开(公告)日：2019-02-19

申请号：US15832431

申请日：2017-12-05

Applicant: MICRON TECHNOLOGY, INC.

Inventor： Hiroyuki Matsuno ,  Shuichi Tsukada

IPC: H03K19/00 ,  G11C5/14 ,  G11C7/10 ,  G11C7/22 ,  G11C14/00 ,  H03K19/0185 ,  G11C8/10

Abstract: An example apparatus according to an embodiment of the disclosure includes first and second voltage terminals, and first, second, and third circuit nodes. A potential of the first circuit node is changed based on an input signal. A flip-flop circuit includes first and second inverters cross-coupled to each other. The first inverter is coupled between the first voltage terminal and the second circuit node. A first transistor is coupled between the second and third circuit nodes, and the first transistor has a control electrode coupled to the first circuit node. A first current control circuit is coupled between the third circuit node and the second voltage terminal, and an amount of current flowing through the first current control circuit being controlled based on a first code signal.

公开(公告)号：US20200265879A1

公开(公告)日：2020-08-20

申请号：US16276481

申请日：2019-02-14

Applicant: Micron Technology, Inc.

Inventor： Hiroyuki Matsuno ,  Shuichi Tsukada

IPC: G11C7/10 ,  G11C11/4091 ,  G11C11/4072 ,  G11C11/4074 ,  G11C7/22 ,  G11C7/06 ,  G11C8/18

Abstract: Apparatuses including input buffers and methods for operating input buffers are described. An example input buffer includes a plurality of input buffer circuits, each receiving input data and activated by a respective clock signal. An input buffer circuit includes a decision feedback equalizer (DFE) having adjustable capacitances and reference capacitances to set a reference level of the input buffer circuit. The capacitance of the adjustable capacitances may be set by a code. The DFE provides a capacitance of the adjustable capacitances to a first sense node and further provides a capacitance of the reference capacitances to a second sense node to set the reference level of the input buffer circuit. The input buffer circuit provides output data based on the input data and the reference level set by the DFE.

公开(公告)号：US20190173470A1

公开(公告)日：2019-06-06

申请号：US16273547

申请日：2019-02-12

Applicant: MICRON TECHNOLOGY, INC.

Inventor： Hiroyuki Matsuno ,  Shuichi Tsukada

IPC: H03K19/00 ,  H03K19/0185 ,  G11C8/10 ,  G11C7/10 ,  G11C5/14 ,  G11C7/22 ,  G11C14/00

Abstract: An example apparatus according to an embodiment of the disclosure includes first and second voltage terminals, and first, second, and third circuit nodes. A potential of the first circuit node is changed based on an input signal. A flip-flop circuit includes first and second inverters cross-coupled to each other. The first inverter is coupled between the first voltage terminal and the second circuit node. A first transistor is coupled between the second and third circuit nodes, and the first transistor has a control electrode coupled to the first circuit node. A first current control circuit is coupled between the third circuit node and the second voltage terminal, and an amount of current flowing through the first current control circuit being controlled based on a first code signal.

公开(公告)号：US20180108396A1

公开(公告)日：2018-04-19

申请号：US15841131

申请日：2017-12-13

Applicant: Micron Technology, Inc.

Inventor： Hiroyuki Matsuno ,  Koji Mine ,  Yoshifumi Mochida

IPC: G11C11/4076 ,  G11C7/10 ,  G11C8/12 ,  G11C11/4096 ,  G11C11/4094 ,  G11C11/408

Abstract: Method and Apparatuses for of decoding commands for a semiconductor device are described. An example method includes receiving a portion of a command at first and second clock cycles: validating the portion of the command received at the first and second clock cycles at a third clock cycle when a chip select signal indicates a first state and continuing to receive the remaining portion of the command at the third clock cycle and a fourth clock cycle so that the command can be completely received by the semiconductor device by the fourth clock cycle; and invalidating the portion of the command received at the first and second clock cycles at the third clock cycle when the chip select signal indicates a second state different from the first state, so that a new command can be input to the semiconductor device at the third clock cycle.