利索-全球专利检索

  1. 登录
  2. 注册

搜索结果

18 条记录 (耗时 0.029 秒)

    Semiconductor integrated circuit device
    2.
    发明申请
    Semiconductor integrated circuit device 有权
    半导体集成电路器件

    公开(公告)号：US20050218959A1

    公开(公告)日：2005-10-06

    申请号：US11048909

    申请日：2005-02-03

    申请人： Kentaro Yamawaki ,  Yoshihiko Yasu ,  Yasuto Igarashi ,  Takashi Kuraishi ,  Kazumasa Yanagisawa

    发明人： Kentaro Yamawaki ,  Yoshihiko Yasu ,  Yasuto Igarashi ,  Takashi Kuraishi ,  Kazumasa Yanagisawa

    IPC分类号： H01L21/822 ,  G06F1/00 ,  H01L23/522 ,  H01L27/02 ,  H01L27/04 ,  H03K17/687 ,  H03K19/00

    CPC分类号： H01L27/0207 ,  H01L23/5223 ,  H01L24/06 ,  H01L2224/04042 ,  H01L2224/05554 ,  H01L2224/05624 ,  H01L2224/45144 ,  H01L2224/48463 ,  H01L2224/48624 ,  H01L2924/13091 ,  H01L2924/14 ,  H01L2924/3011 ,  H03K17/6871 ,  H03K19/0016 ,  H01L2924/00014 ,  H01L2924/00

    摘要： The invention provides a semiconductor integrated circuit device with improved designing efficiency while achieving higher functions. An inner circuit is surrounded by: a first cell in which a first switch element for connecting a power supply voltage line or an ground voltage supply line to a power supply line of an internal circuit is disposed below a first pair of power supply lines extending in a first direction; a second cell in which a second switch element and a third switch element are disposed below a pair of second power supply lines extending in a second direction, the second switch element for connecting a first bias line connected to a first well region and a first back bias line, and the third switch element for connecting a second bias line connected to a second well region and a second back bias line; and a third cell in which a plurality of kinds of elements are spread, including a power supply switch controller for controlling the first switch element below a corner power supply line for connecting the first and pair of second power supply lines, fourth and fifth switch elements for connecting the corresponding power supply voltage line and the ground voltage supply line of the circuit to the first and second bias lines, and a control circuit for controlling switch between the fourth and fifth switch elements and the second and third switch elements.

    摘要翻译： 本发明提供一种提高设计效率同时实现更高功能的半导体集成电路器件。 内部电路包围：第一单元，其中用于将电源电压线或地电压线连接到内部电路的电源线的第一开关元件设置在第一对延伸的电源线的下方 第一个方向 第二单元，其中第二开关元件和第三开关元件设置在沿第二方向延伸的一对第二电源线的下方，所述第二开关元件用于连接连接到第一阱区的第一偏置线和第一背面 偏置线和用于连接连接到第二阱区和第二背偏置线的第二偏置线的第三开关元件; 以及第三单元，其中扩展了多种元件，包括用于将第一开关元件控制在用于连接第一和第二对第二电源线的角电源线下方的第一开关元件的第四开关元件和第五开关元件 用于将相应的电源电压线和电路的接地电压线连接到第一和第二偏置线;以及控制电路，用于控制第四和第五开关元件与第二和第三开关元件之间的开关。

    SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE
    3.
    发明申请
    SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE 审中-公开
    半导体集成电路设备

    公开(公告)号：US20110068826A1

    公开(公告)日：2011-03-24

    申请号：US12957462

    申请日：2010-12-01

    申请人： Yuri AZUMA ,  Yoshihiko Yasu ,  Yasuto Igarashi ,  Takashi Kuraishi ,  Kazumasa Yanagisawa

    发明人： Yuri AZUMA ,  Yoshihiko Yasu ,  Yasuto Igarashi ,  Takashi Kuraishi ,  Kazumasa Yanagisawa

    IPC分类号： H03K19/0175

    CPC分类号： G11C5/147

    摘要： A semiconductor integrated circuit device enhanced in design efficiency while achieving multi-functionalization and power saving is to be provided. The semiconductor integrated circuit device has first through third circuit blocks, and is placed in a first power supply state in which the operation of internal circuits in the first circuit block is guaranteed in accordance with an instruction from the third circuit block or a second power supply state in which the operation of the internal circuits is not guaranteed. The second circuit block has an input unit which receives signals supplied from the first circuit block, and the input unit of the second circuit block has an input circuit which, in accordance with a control signal sent from said third circuit block to said second circuit block, causes a specific signal level to be maintained in compliance with the operating voltage of the second circuit block irrespective of the signal supplied from the first circuit block when the third circuit block instructs the second power supply state to the first circuit block.

    摘要翻译： 提供一种在实现多功能化和省电的同时提高设计效率的半导体集成电路装置。 半导体集成电路装置具有第一至第三电路块，并且被置于第一电源状态，其中根据来自第三电路块或第二电源的指令保证第一电路块中的内部电路的操作 不能保证内部电路的运行状态。 第二电路块具有接收从第一电路块提供的信号的输入单元，并且第二电路块的输入单元具有输入电路，该输入电路根据从所述第三电路块发送到所述第二电路块的控制信号 当第三电路块向第一电路块指示第二电源状态时，使得与第二电路块的工作电压保持一定的特定信号电平，而与第一电路块所提供的信号无关。

    Semiconductor integrated circuit device
    4.
    发明申请
    Semiconductor integrated circuit device 审中-公开
    半导体集成电路器件

    公开(公告)号：US20050232053A1

    公开(公告)日：2005-10-20

    申请号：US11109660

    申请日：2005-04-20

    申请人： Yuri Azuma ,  Yoshihiko Yasu ,  Yasuto Igarashi ,  Takashi Kuraishi ,  Kazumasa Yanagisawa

    发明人： Yuri Azuma ,  Yoshihiko Yasu ,  Yasuto Igarashi ,  Takashi Kuraishi ,  Kazumasa Yanagisawa

    IPC分类号： H01L21/822 ,  G11C5/00 ,  G11C5/14 ,  H01L27/04 ,  H03K19/00 ,  H03K19/0175

    CPC分类号： G11C5/147

    摘要： A semiconductor integrated circuit device enhanced in design efficiency while achieving multi-functionalization and power saving is to be provided. The semiconductor integrated circuit device has a first through third circuit blocks, and is placed in a first power supply state in which the operation of internal circuits in the first circuit block is guaranteed in accordance with an instruction from the third circuit block or a second power supply state in which the operation of the internal circuits is not guaranteed, wherein the second circuit block has an input unit which receives signals supplied from the first circuit block, and the input unit of the second circuit block has an input circuit which, in accordance with the control signal which was responded to when the second power supply state was instructed by the third circuit block to the first circuit block, causes a specific signal level to be maintained in compliance with the operating voltage of the second circuit block irrespective of the signal supplied from the first circuit block.

    摘要翻译： 提供一种在实现多功能化和省电的同时提高设计效率的半导体集成电路装置。 半导体集成电路器件具有第一至第三电路块，并且被置于第一电源状态，其中根据来自第三电路块的指令或第二电源确保第一电路块中的内部电路的操作 其中第二电路块具有接收从第一电路块提供的信号的输入单元，并且第二电路块的输入单元具有根据本发明的输入电路，其中内部电路的操作不被保证， 当第三电路块向第一电路块指示第二电源状态时响应的控制信号使得将特定信号电平维持为与第二电路块的工作电压无关，而与信号无关 由第一电路块提供。

    Semiconductor integrated circuit device
    5.
    发明授权
    Semiconductor integrated circuit device 有权
    半导体集成电路器件

    公开(公告)号：US07855593B2

    公开(公告)日：2010-12-21

    申请号：US12497982

    申请日：2009-07-06

    申请人： Yuri Azuma ,  Yoshihiko Yasu ,  Yasuto Igarashi ,  Takashi Kuraishi ,  Kazumasa Yanagisawa

    发明人： Yuri Azuma ,  Yoshihiko Yasu ,  Yasuto Igarashi ,  Takashi Kuraishi ,  Kazumasa Yanagisawa

    IPC分类号： G05F1/10 ,  G05F3/02

    CPC分类号： G11C5/147

    摘要： A semiconductor integrated circuit device enhanced in design efficiency while achieving multi-functionalization and power saving is to be provided. The semiconductor integrated circuit device has first through third circuit blocks, and is placed in a first power supply state in which the operation of internal circuits in the first circuit block is guaranteed in accordance with an instruction from the third circuit block or a second power supply state in which the operation of the internal circuits is not guaranteed. The second circuit block has an input unit which receives signals supplied from the first circuit block, and the input unit of the second circuit block has an input circuit which, in accordance with a control signal sent from said third circuit block to said second circuit block, causes a specific signal level to be maintained in compliance with the operating voltage of the second circuit block irrespective of the signal supplied from the first circuit block when the third circuit block instructs the second power supply state to the first circuit block.

    摘要翻译： 提供一种在实现多功能化和省电的同时提高设计效率的半导体集成电路装置。 半导体集成电路装置具有第一至第三电路块，并且被置于第一电源状态，其中根据来自第三电路块或第二电源的指令保证第一电路块中的内部电路的操作 不能保证内部电路的运行状态。 第二电路块具有接收从第一电路块提供的信号的输入单元，并且第二电路块的输入单元具有输入电路，该输入电路根据从所述第三电路块发送到所述第二电路块的控制信号 当第三电路块向第一电路块指示第二电源状态时，使得与第二电路块的工作电压保持一定的特定信号电平，而与第一电路块所提供的信号无关。

    SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE
    6.
    发明申请
    SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE 有权
    半导体集成电路设备

    公开(公告)号：US20090267686A1

    公开(公告)日：2009-10-29

    申请号：US12497982

    申请日：2009-07-06

    申请人： Yuri Azuma ,  Yoshihiko Yasu ,  Yasuto Igarashi ,  Takashi Kuraishi ,  Kazumasa Yanagisawa

    发明人： Yuri Azuma ,  Yoshihiko Yasu ,  Yasuto Igarashi ,  Takashi Kuraishi ,  Kazumasa Yanagisawa

    IPC分类号： G05F1/10 ,  G05F3/02

    CPC分类号： G11C5/147

    摘要： A semiconductor integrated circuit device enhanced in design efficiency while achieving multi-functionalization and power saving is to be provided. The semiconductor integrated circuit device has first through third circuit blocks, and is placed in a first power supply state in which the operation of internal circuits in the first circuit block is guaranteed in accordance with an instruction from the third circuit block or a second power supply state in which the operation of the internal circuits is not guaranteed. The second circuit block has an input unit which receives signals supplied from the first circuit block, and the input unit of the second circuit block has an input circuit which, in accordance with a control signal sent from said third circuit block to said second circuit block, causes a specific signal level to be maintained in compliance with the operating voltage of the second circuit block irrespective of the signal supplied from the first circuit block when the third circuit block instructs the second power supply state to the first circuit block.

    摘要翻译： 提供一种在实现多功能化和省电的同时提高设计效率的半导体集成电路装置。 半导体集成电路装置具有第一至第三电路块，并且被置于第一电源状态，其中根据来自第三电路块或第二电源的指令保证第一电路块中的内部电路的操作 不能保证内部电路的运行状态。 第二电路块具有接收从第一电路块提供的信号的输入单元，并且第二电路块的输入单元具有输入电路，该输入电路根据从所述第三电路块发送到所述第二电路块的控制信号 当第三电路块向第一电路块指示第二电源状态时，使得与第二电路块的工作电压保持一定的特定信号电平，而与第一电路块所提供的信号无关。

    SEMICONDUCTOR INTEGRATED CIRCUIT
    8.
    发明申请
    SEMICONDUCTOR INTEGRATED CIRCUIT 审中-公开
    半导体集成电路

    公开(公告)号：US20100090282A1

    公开(公告)日：2010-04-15

    申请号：US12639996

    申请日：2009-12-17

    申请人： OSAMU OZAWA ,  Toshio Sasaki ,  Ryo Mori ,  Takashi Kuraishi ,  Yoshihiko Yasu ,  Koichiro Ishibashi

    发明人： OSAMU OZAWA ,  Toshio Sasaki ,  Ryo Mori ,  Takashi Kuraishi ,  Yoshihiko Yasu ,  Koichiro Ishibashi

    IPC分类号： H01L27/12

    CPC分类号： H01L27/1203 ,  H01L21/823857

    摘要： The semiconductor integrated circuit has so-called SOI type first MOS transistors (MNtk, MPtk) and second MOS transistors (MNtn, MPtn). The first MOS transistors have a gate isolation film thicker than that the second MOS transistors have. The first and second MOS transistors constitute a power-supply-interruptible circuit (6) and a power-supply-uninterrupted circuit (7). The power-supply-interruptible circuit has the first MOS transistors each constituting a power switch (10) between a source line (VDD) and a ground line (VSS), and the second MOS transistors connected in series with the power switch. A gate control signal for the first MOS transistors each constituting a power switch is made larger in amplitude than that for the second MOS transistors. This enables power-source cutoff control with a high degree of flexibility commensurate with the device isolation structure, which an SOI type semiconductor integrated circuit has originally.

    摘要翻译： 半导体集成电路具有所谓的SOI型第一MOS晶体管（MNtk，MPtk）和第二MOS晶体管（MNtn，MPtn）。 第一MOS晶体管具有比第二MOS晶体管更厚的栅极隔离膜。 第一和第二MOS晶体管构成电源可中断电路（6）和电源不间断电路（7）。 电源中断电路具有构成源极线（VDD）和接地线（VSS）之间的电源开关（10）的第一MOS晶体管，以及与电源开关串联连接的第二MOS晶体管。 构成功率开关的第一MOS晶体管的栅极控制信号的幅度比第二MOS晶体管的幅度大。 这使得能够实现与SOI原理的SOI型半导体集成电路的器件隔离结构相当的高度灵活性的电源切断控制。

    Semiconductor device
    9.
    发明授权
    Semiconductor device 失效
    半导体器件

    公开(公告)号：US07623364B2

    公开(公告)日：2009-11-24

    申请号：US12016201

    申请日：2008-01-17

    申请人： Toshio Sasaki ,  Yoshihiko Yasu ,  Takashi Kuraishi ,  Ryo Mori

    发明人： Toshio Sasaki ,  Yoshihiko Yasu ,  Takashi Kuraishi ,  Ryo Mori

    IPC分类号： G11C5/02

    CPC分类号： G11C5/145 ,  G11C5/025 ,  H01L24/45 ,  H01L24/48 ,  H01L24/49 ,  H01L2224/05554 ,  H01L2224/45124 ,  H01L2224/45147 ,  H01L2224/48091 ,  H01L2224/49 ,  H01L2924/01015 ,  H01L2924/1306 ,  H01L2924/14 ,  H01L2924/3025 ,  H01L2924/00014 ,  H01L2924/00

    摘要： A technology that makes it possible to reduce fluctuation in operating voltage for operating the circuits formed in the core region of a semiconductor device is provided. This semiconductor device is so arranged that the core region is divided into multiple functional blocks and power can be supplied and this power supply can be interrupted with respect to each of the divided functional blocks. The core region formed in the semiconductor chip is divided into multiple functional blocks. A power switch row in which multiple power switches are arranged is disposed in the boundaries between the divided functional blocks. These power switches have a function of controlling the supply of reference potential to each of functional blocks and the interruption of this supply. A feature of the invention is that reference pads are disposed directly above the power switch rows. This shortens the wires coupling together the reference pads and the power switches.

    摘要翻译： 提供了一种能够减少用于操作形成在半导体器件的芯区域中的电路的工作电压的波动的技术。 该半导体器件被布置成使得芯区域被分成多个功能块并且可以提供电力，并且该电源可以相对于每个分割的功能块被中断。 形成在半导体芯片中的芯区域被分成多个功能块。 配置有多个功率开关的电源开关列设置在分割的功能块之间的边界。 这些电源开关具有控制每个功能块的参考电位供应和该电源的中断的功能。 本发明的特征在于，参考焊盘直接设置在功率开关行的正上方。 这会缩短将参考焊盘和电源开关连接在一起的电线。