-
公开(公告)号:US20250165265A1
公开(公告)日:2025-05-22
申请号:US19025565
申请日:2025-01-16
Applicant: Micron Technology, Inc.
Inventor: Harold B Noyes , David R. Brown , Paul Glendenning
Abstract: A system includes a primary device comprising a first state machine lattice comprising a first plurality of configurable elements configured to analyze at least a portion of first data as a first analysis and to output a result of the first analysis. The system also includes a secondary device coupled to the primary device, wherein the secondary device comprises a second plurality of configurable elements configured to analyze at least a portion of second data received from the primary device as a second analysis and to output a result of the second analysis, wherein the primary device
-
公开(公告)号:US12197363B2
公开(公告)日:2025-01-14
申请号:US18300112
申请日:2023-04-13
Applicant: Micron Technology, Inc.
Inventor: Harold B Noyes , Steven P. King
Abstract: Disclosed are devices and methods, among which is a pattern-recognition processor coupled to a microcontroller. The pattern-recognition processor may act as a peripheral device to the microcontroller and provide supplemental pattern recognition functionality to the existing functionality of the microcontroller.
-
公开(公告)号:US12130774B2
公开(公告)日:2024-10-29
申请号:US18103957
申请日:2023-01-31
Applicant: Micron Technology, Inc.
Inventor: Harold B Noyes , David R. Brown , Paul Glendenning , Paul D. Dlugosch
IPC: G06F15/78 , G06F1/3225 , G06F9/448 , G06F13/42 , G06N20/00 , G05B19/045 , G06F3/06
CPC classification number: G06F15/7867 , G06F1/3225 , G06F9/4498 , G06F13/423 , G06F15/7857 , G06N20/00 , G05B19/045 , G06F3/0604
Abstract: A device includes a plurality of blocks. Each block of the plurality of blocks includes a plurality of rows. Each row of the plurality of rows includes a plurality of configurable elements and a routing line, whereby each configurable element of the plurality of configurable elements includes a data analysis element comprising a plurality of memory cells, wherein the data analysis element is configured to analyze at least a portion of a data stream and to output a result of the analysis. Each configurable element of the plurality of configurable elements also includes a multiplexer configured to transmit the result to the routing line.
-
公开(公告)号:US11977902B2
公开(公告)日:2024-05-07
申请号:US16885996
申请日:2020-05-28
Applicant: Micron Technology, Inc.
Inventor: Harold B Noyes , Michael C. Leventhal , Jeffery M. Tanner , Inderjit Singh Bains
IPC: G06F9/448 , G06F16/2455 , G06F18/22 , G06V10/75 , G06V10/94
CPC classification number: G06F9/4498 , G06F16/24568 , G06F18/22 , G06V10/75 , G06V10/955 , G06F2216/03
Abstract: An automaton is implemented in a state machine engine. The automaton is configured to observe data from a beginning of an input data stream until a point when an end of data (EOD) signal is seen. Additionally the automaton is configured to report an event only when one and only one occurrence of a target symbol is seen in the input data stream.
-
公开(公告)号:US10915774B2
公开(公告)日:2021-02-09
申请号:US16514449
申请日:2019-07-17
Applicant: Micron Technology, Inc.
Inventor: Harold B Noyes , Steven P. King
IPC: G06F13/40 , G06K9/00 , G06F16/9032
Abstract: Disclosed are methods and devices, among which is a device including a bus translator. In some embodiments, the device also includes a core module and a core bus coupled to the core module. The bus translator may be coupled to the core module via the core bus, and the bus translator may be configured to translate between signals from a selected one of a plurality of different types of buses and signals on the core bus.
-
公开(公告)号:US20200334533A1
公开(公告)日:2020-10-22
申请号:US16917221
申请日:2020-06-30
Applicant: Micron Technology, Inc.
Inventor: David R. Brown , Harold B Noyes
Abstract: A device includes a match element that includes a first data input configured to receive a first result, wherein the first result is of an analysis performed on at least a portion of a data stream by an element of a state machine. The match element also includes a second data input configured to receive a second result, wherein the second result is of an analysis performed on at least a portion of the data stream by another element of the state machine. The match element further includes an output configured to selectively provide the first result or the second result.
-
公开(公告)号:US10789182B2
公开(公告)日:2020-09-29
申请号:US16726523
申请日:2019-12-24
Applicant: Micron Technology, Inc.
Inventor: Debra Bell , Paul Glendenning , David R. Brown , Harold B Noyes
Abstract: In one embodiment, a system includes a bus interface including a first processor, an indirect address storage storing a number of indirect addresses, and a direct address storage storing a number of direct addresses. The system also includes a number of devices connected to the bus interface and configured to analyze data. Each device of the number of devices includes a state machine engine. The bus interface is configured to receive a command from a second processor and to transmit an address for loading into the state machine engine of at least one device of the number of devices. The address includes a first address from the number of indirect addresses or a second address from the number of direct addresses.
-
公开(公告)号:US20200293804A1
公开(公告)日:2020-09-17
申请号:US16885996
申请日:2020-05-28
Applicant: Micron Technology, Inc.
Inventor: Harold B Noyes , Michael C. Leventhal , Jeffery M. Tanner , Inderjit Singh Bains
IPC: G06K9/00 , G06K9/62 , G06F16/2455 , G06F9/448
Abstract: An automaton is implemented in a state machine engine. The automaton is configured to observe data from a beginning of an input data stream until a point when an end of data (EOD) signal is seen. Additionally the automaton is configured to report an event only when one and only one occurrence of a target symbol is seen in the input data stream.
-
公开(公告)号:US20190340454A1
公开(公告)日:2019-11-07
申请号:US16514449
申请日:2019-07-17
Applicant: Micron Technology, Inc.
Inventor: Harold B Noyes , Steven P. King
IPC: G06K9/00 , G06F16/9032
Abstract: Disclosed are methods and devices, among which is a device including a bus translator. In some embodiments, the device also includes a core module and a core bus coupled to the core module. The bus translator may be coupled to the core module via the core bus, and the bus translator may be configured to translate between signals from a selected one of a plurality of different types of buses and signals on the core bus.
-
公开(公告)号:US10466966B2
公开(公告)日:2019-11-05
申请号:US16017387
申请日:2018-06-25
Applicant: Micron Technology, Inc.
Inventor: Harold B Noyes
Abstract: Systems and methods are provided, such as those that enable identification of data flows and corresponding results in a pattern-recognition processor. In one embodiment, a system may include the pattern-recognition processor and a flow identification register, wherein a unique flow identifier for each data flow is stored in the register. The system may include a results buffer that stores the results data and the flow identifier for each data flow, so that the results data may be related to a specific data flow.
-
-
-
-
-
-
-
-
-