CHIP-PACKAGE DEVICE
    1.
    发明申请

    公开(公告)号:US20210118838A1

    公开(公告)日:2021-04-22

    申请号:US16655222

    申请日:2019-10-16

    摘要: A chip-package device includes a substrate, a first chip, a first conductive layer, first wirings, and second wirings. The substrate includes a first top surface and first connection pads disposed on the first top surface. The first chip is disposed on the first top surface, and the first chip includes a second top surface and second connection pads disposed on the second top surface. The first conductive layer is disposed on the second top surface. The first wirings connect the first connection pads and the first conductive layer, and the second wirings connect the second connection pads and another side of the first conductive layer. Each of the first wirings and each of the second wirings respectively connect opposite sides of the first conductive layer.

    SEMICONDUCTOR PACKAGE AND MANUFACTURING METHOD THEREOF

    公开(公告)号:US20210111145A1

    公开(公告)日:2021-04-15

    申请号:US16600587

    申请日:2019-10-14

    发明人: Wu-Der YANG

    IPC分类号: H01L23/00

    摘要: A semiconductor package includes a substrate and a semiconductor chip, a lower conductive layer and an upper conductive layer sequentially stacked on the substrate. The substrate includes first and second connection pads formed thereon. The semiconductor chip includes third and fourth connection pads formed thereon. The upper conductive layer is connected to the first and the third connection pads via a first and a second wiring, and the lower conductive layer is connected to the second and the fourth connection pads via a third and a fourth wiring.

    PRINTED CIRCUIT BOARD STRUCTURE HAVING PADS AND CONDUCTIVE WIRE

    公开(公告)号:US20210098413A1

    公开(公告)日:2021-04-01

    申请号:US16583289

    申请日:2019-09-26

    发明人: Wu-Der YANG

    IPC分类号: H01L23/00

    摘要: The disclosure provides a printed circuit board structure. The printed circuit board structure includes a printed circuit board, a semiconductor chip, a first pad, a second pad, a conductive wire, and a third pad. The semiconductor chip is disposed on the printed circuit board. The first pad is disposed on the semiconductor chip. The second pad is disposed on the printed circuit board. The conductive wire electrically connects the first pad and the second pad. The third pad is disposed between the first pad and the second pad. The conductive wire has a portion located on the third pad.

    SEMICONDUCTOR PACKAGE AND METHOD OF MANUFACTURING THE SAME

    公开(公告)号:US20230119348A1

    公开(公告)日:2023-04-20

    申请号:US17451158

    申请日:2021-10-18

    发明人: Wu-Der YANG

    IPC分类号: H01L23/00 H01L25/065

    摘要: A semiconductor package includes a package substrate, a semiconductor chip and a plurality of bonding wires. The package substrate includes a connection pad. The semiconductor chip is disposed over the package substrate and includes a chip pad, a bonding pad, and a redistribution layer. The bonding pad is closer to a periphery of the semiconductor chip than the chip pad. The redistribution layer is connected between the chip pad and the bonding pad. The bonding wires are connected in parallel between the connection pad and the bonding pad.

    SEMICONDUCTOR PACKAGE
    6.
    发明申请

    公开(公告)号:US20210358878A1

    公开(公告)日:2021-11-18

    申请号:US15930437

    申请日:2020-05-13

    发明人: Wu-Der YANG

    摘要: A semiconductor package includes a first semiconductor die, a first substrate, a second semiconductor die, and a second substrate. The first substrate is disposed on the first semiconductor die and includes a plurality of first metal line layers vertically spaced apart from each other, and each of the first metal line layers is electrically connected to one of the followings: a ground source and a plurality of power sources of different types. The second semiconductor die is disposed on the first substrate. The second substrate is disposed on the second semiconductor die and includes a plurality of second metal line layers vertically spaced apart from each other, and each of the second metal line layers is electrically connected to one of the followings: the ground source and the power sources of different types.

    METHOD FOR DETERMINING STATUS OF A FUSE ELEMENT

    公开(公告)号:US20230215507A1

    公开(公告)日:2023-07-06

    申请号:US17568100

    申请日:2022-01-04

    发明人: Wu-Der YANG

    摘要: The present disclosure provides a method for determining status of a fuse element of a memory device. The method includes providing the memory device including a first terminal and a second terminal and applying a first power signal on the first terminal of the semiconductor device. The memory device includes a configurable reference resistor unit electrically coupled to the fuse element. The method also includes obtaining an evaluation signal at the second terminal of the memory device and identifying the evaluation signal to determine whether the memory device is redundant. The configurable reference resistor unit includes a first resistor, a first transistor connected in parallel with the first resistor, and a first configurable unit connected to a gate of the first transistor. The first configurable unit is configured to generate a first configurable signal to turn on the first transistor.

    DUAL DIE SEMICONDUCTOR PACKAGE AND MANUFACTURING METHOD THEREOF

    公开(公告)号:US20220352122A1

    公开(公告)日:2022-11-03

    申请号:US17243208

    申请日:2021-04-28

    发明人: Wu-Der YANG

    摘要: The present application provides a semiconductor package and a manufacturing method for the semiconductor package. The semiconductor package includes a package substrate, a first semiconductor die, a second semiconductor die, a first encapsulant and a second encapsulant. The package substrate has a first side and a second side facing away from the first side, and the second side has a concave recessed from a planar portion of the second side. The first semiconductor die is attached to the first side of the package substrate. The second semiconductor die is attached to a recessed surface of the concave. The first encapsulant covers the first side of the package substrate and encapsulates the first semiconductor die. The second encapsulant fills up the concave and encapsulates the second semiconductor die.