-
1.发明授权Continuous-time sigma-delta modulator with discrete time common-mode feedback 有权具有离散时间共模反馈的连续时间Σ-Δ调制器公开(公告)号：US06697001B1
公开(公告)日：2004-02-24
申请号：US10324684
申请日：2002-12-19
IPC分类号： H03M302
摘要： Systems and methods are described for a continuous-time sigma-delta modulator with discrete time common-mode feedback. The method includes calculating an integrator input signal as a difference between an input signal and a modulation feedback signal, continuous time integrating the integrator input signal to produce an integrator output signal having a common mode voltage, determining the common mode voltage of the integrator output signal using a discrete-time process, determining an integrator feedback signal as a function of the common-mode voltage and feeding back the feedback signal to the integrator in order to maintain the common mode voltage at a substantially constant value, sampling and quantizing the integrator output signal to produce a sigma-delta modulated output signal and converting the sigma-delta modulated output signal from a digital signal to an analog signal, to produce the modulation feedback signal.
摘要翻译： 对具有离散时间共模反馈的连续时间Σ-Δ调制器描述了系统和方法。 该方法包括：计算积分器输入信号作为输入信号和调制反馈信号之间的差值，连续时间积分积分器输入信号以产生具有共模电压的积分器输出信号，确定积分器输出信号的共模电压 使用离散时间过程，确定作为共模电压的函数的积分器反馈信号并将反馈信号反馈到积分器，以便将共模电压保持在基本恒定的值，对积分器输出进行采样和量化 信号以产生Σ-Δ调制输出信号，并将Σ-Δ调制输出信号从数字信号转换成模拟信号，以产生调制反馈信号。
-
公开(公告)号：US06693572B1
公开(公告)日：2004-02-17
申请号：US10358055
申请日：2003-02-04
IPC分类号： H03M300
摘要： Systems and methods are described for a digital tuning scheme for continuous-time sigma-delta modulation. The method includes integrating a voltage from a voltage source using a discrete-time integrator to produce a discrete-time integrator output, continuous-time integrating a current from a controllable current source to produce a continuous-time integrator output, quantizing the difference between the continuous-time integrator output and the discrete-time integrator output to produce a quantizer output, controlling a polarity of the controllable current source with the quantizer output, counting the quantizer output to produce a feedback signal, and tuning the controllable current source as a function of the feedback signal.
摘要翻译： 描述了用于连续时间Σ-Δ调制的数字调谐方案的系统和方法。 该方法包括使用离散时间积分器积分来自电压源的电压以产生离散时间积分器输出，将来自可控电流源的电流连续时间积分以产生连续时间积分器输出，量化 连续时间积分器输出和离散时间积分器输出以产生量化器输出，通过量化器输出来控制可控电流源的极性，对量化器输出进行计数以产生反馈信号，以及调节可控电流源作为一个功能 的反馈信号。
-
公开(公告)号：US08698664B2
公开(公告)日：2014-04-15
申请号：US13363884
申请日：2012-02-01
申请人： Omid Oliaei , Patrick L. Rakers
发明人： Omid Oliaei , Patrick L. Rakers
IPC分类号： H03M1/12
摘要： In accordance with embodiments of the present disclosure, a continuous-time incremental analog-to-digital converter (ADC) may include a plurality of resettable integrators and a feed-in gain element. Each integrator may be configured to convert a sum of signals received at its input to a signal indicative of an integral over time of the sum of signals. The plurality of integrators may include a first-stage integrator configured to receive at its input the baseband signal and a final-stage integrator configured to produce at its output a final-stage analog signal. The plurality of integrators may be arranged in a cascade configuration such that an output of each of the plurality of integrators other than the final-stage integrator is coupled to the input of a subsequent integrator. The feed-in gain element may be coupled between the input of the first-stage integrator and the input of another integrator of the plurality of integrators.
摘要翻译： 根据本公开的实施例，连续时间增量模数转换器（ADC）可以包括多个可复位积分器和馈入增益元件。 每个积分器可以被配置为将在其输入处接收的信号的和转换成指示信号总和的积分的信号。 多个积分器可以包括被配置为在其输入处接收基带信号的第一级积分器和被配置为在其输出端产生最终级模拟信号的最终级积分器。 多个积分器可以被布置成级联配置，使得除了最终级积分器之外的多个积分器中的每一个的输出耦合到后续积分器的输入。 馈入增益元件可以耦合在第一级积分器的输入端和多个积分器的另一个积分器的输入端之间。
-
公开(公告)号：US08447246B2
公开(公告)日：2013-05-21
申请号：US13207786
申请日：2011-08-11
IPC分类号： H04B1/04
CPC分类号： H03D7/1441 , H03D7/1458 , H03D2200/0023 , H04B1/0057 , H04B1/0483
摘要： In accordance with some embodiments of the present disclosure, a multi-band transmitter comprises a plurality of band paths with each band path configured for a different frequency range. Each band path comprises a modulator configured to modulate a data signal onto a carrier signal associated with the frequency range of the band path to generate a radio frequency (RF) signal associated with the band path and frequency range of the band path. Each band path also comprises a step-down balun that includes an input coil configured to receive the RF signal from the modulator. Each band path further comprises a tuner configured to tune the input coil to the frequency range of the band path. The tuner is also configured to compensate for off-state conduction of switches of the tuner to reduce non-linear tuning effects of the balun associated with the off-state conduction.
摘要翻译： 根据本公开的一些实施例，多频带发射机包括多个频带路径，每个频带路径被配置用于不同的频率范围。 每个频带路径包括被配置为将数据信号调制到与频带路径的频率范围相关联的载波信号上以产生与频带路径的频带路径和频带范围相关联的射频（RF）信号的调制器。 每个频带路径还包括降压平衡 - 不平衡变压器，其包括被配置为从调制器接收RF信号的输入线圈。 每个频带路径还包括被配置为将输入线圈调谐到频带路径的频率范围的调谐器。 调谐器还被配置为补偿调谐器的开关的截止状态传导，以减少与断开状态传导相关联的平衡 - 不平衡变换器的非线性调谐效应。
-
公开(公告)号：US20130194116A1
公开(公告)日：2013-08-01
申请号：US13363884
申请日：2012-02-01
申请人： Omid Oliaei , Patrick L. Rakers
发明人： Omid Oliaei , Patrick L. Rakers
摘要： In accordance with embodiments of the present disclosure, a continuous-time incremental analog-to-digital converter (ADC) may include a plurality of resettable integrators and a feed-in gain element. Each integrator may be configured to convert a sum of signals received at its input to a signal indicative of an integral over time of the sum of signals. The plurality of integrators may include a first-stage integrator configured to receive at its input the baseband signal and a final-stage integrator configured to produce at its output a final-stage analog signal. The plurality of integrators may be arranged in a cascade configuration such that an output of each of the plurality of integrators other than the final-stage integrator is coupled to the input of a subsequent integrator. The feed-in gain element may be coupled between the input of the first-stage integrator and the input of another integrator of the plurality of integrators.
摘要翻译： 根据本公开的实施例，连续时间增量模数转换器（ADC）可以包括多个可复位积分器和馈入增益元件。 每个积分器可以被配置为将在其输入处接收的信号的和转换成指示信号总和的积分的信号。 多个积分器可以包括被配置为在其输入处接收基带信号的第一级积分器和被配置为在其输出端产生最终级模拟信号的最终级积分器。 多个积分器可以被布置成级联配置，使得除了最终级积分器之外的多个积分器中的每一个的输出耦合到后续积分器的输入。 馈入增益元件可以耦合在第一级积分器的输入端和多个积分器的另一个积分器的输入端之间。
-
公开(公告)号：US20130039438A1
公开(公告)日：2013-02-14
申请号：US13207786
申请日：2011-08-11
IPC分类号： H04L27/00
CPC分类号： H03D7/1441 , H03D7/1458 , H03D2200/0023 , H04B1/0057 , H04B1/0483
摘要： In accordance with some embodiments of the present disclosure, a multi-band transmitter comprises a plurality of band paths with each band path configured for a different frequency range. Each band path comprises a modulator configured to modulate a data signal onto a carrier signal associated with the frequency range of the band path to generate a radio frequency (RF) signal associated with the band path and frequency range of the band path. Each band path also comprises a step-down balun that includes an input coil configured to receive the RF signal from the modulator. Each band path further comprises a tuner configured to tune the input coil to the frequency range of the band path. The tuner is also configured to compensate for off-state conduction of switches of the tuner to reduce non-linear tuning effects of the balun associated with the off-state conduction.
摘要翻译： 根据本公开的一些实施例，多频带发射机包括多个频带路径，每个频带路径被配置用于不同的频率范围。 每个频带路径包括被配置为将数据信号调制到与频带路径的频率范围相关联的载波信号上以产生与频带路径的频带路径和频带范围相关联的射频（RF）信号的调制器。 每个频带路径还包括降压平衡 - 不平衡变压器，其包括被配置为从调制器接收RF信号的输入线圈。 每个频带路径还包括被配置为将输入线圈调谐到频带路径的频率范围的调谐器。 调谐器还被配置为补偿调谐器的开关的截止状态传导，以减少与断开状态传导相关联的平衡 - 不平衡变换器的非线性调谐效应。
-
7.发明授权Method and system for analog to digital conversion using digital pulse width modulation (PWM) 有权使用数字脉宽调制（PWM）模数转换的方法和系统公开(公告)号：US06965339B2
公开(公告)日：2005-11-15
申请号：US10819644
申请日：2004-04-07
CPC分类号： H03M3/00
摘要： A system and method for analog-to-digital conversion using digital pulse width modulation (PWM) is disclosed. The method and system according to the disclosed invention converts an analog input signal to a digital signal in pulse code modulated (PCM) form. The disclosed invention uses a feedback circuit to perform PWM of the analog input signal. The PWM signal is then decimated to obtain the digital signal in PCM form. The system according to the disclosed invention requires lower operating frequency and dissipates lesser power than prior art systems providing the same sampling frequency and resolution. The operation at a lower frequency is achieved by obtaining two samples from every pulse of the PWM signal; the first sample being obtained from the right duty ratio, and the second sample being obtained form the left duty ratio. Further, the disclosed invention has lesser implementation complexity and higher signal-to-noise ratio than prior art.
摘要翻译： 公开了一种使用数字脉宽调制（PWM）进行模数转换的系统和方法。 根据所公开的发明的方法和系统将模拟输入信号转换成脉冲编码调制（PCM）形式的数字信号。 所公开的发明使用反馈电路来执行模拟输入信号的PWM。 然后抽取PWM信号以获得PCM形式的数字信号。 根据所公开的发明的系统需要更低的工作频率并且消耗比提供相同采样频率和分辨率的现有技术系统更小的功率。 通过从PWM信号的每个脉冲获得两个采样来实现较低频率的操作; 从正确的占空比获得第一个样品，并且从左占空比获得第二个样品。 此外，所公开的发明比现有技术具有较小的实现复杂度和更高的信噪比。
-
公开(公告)号：US20120252396A1
公开(公告)日：2012-10-04
申请号：US13078502
申请日：2011-04-01
申请人： Haolu Xie , Manish N. Shah , Patrick L. Rakers
发明人： Haolu Xie , Manish N. Shah , Patrick L. Rakers
CPC分类号： H04B1/28 , H03D2200/0074 , H03D2200/0088 , H03K2217/0054
摘要： A technique for improving the linearity of a mixer is disclosed. A converter may include a mixer comprising a first metal-oxide semiconductor field-effect transistor (MOSFET) having a gate, a first conducting terminal coupled to an input of the converter, and a second conducting terminal coupled to an output of the converter, and a mixer driver having a first output coupled to the gate of the first MOSFET, the mixer driver configured to receive a local-oscillator signal having a first phase and a second phase, drive the first MOSFET off during the first phase of the local-oscillator signal, drive the first MOSFET on for a first period of time in response to a transition from the first phase of the local-oscillator signal to the second phase of the local-oscillator signal, and force the gate of the first MOSFET into a high impedance state for a second period of time during the second phase of the local-oscillator signal and after the expiration of the first period of time.
摘要翻译： 公开了一种改善混频器线性度的技术。 A转换器可以包括混合器，其包括具有栅极的第一金属氧化物半导体场效应晶体管（MOSFET），耦合到转换器的输入端的第一导电端子和耦合到转换器的输出端的第二导通端子，以及 混频器驱动器，其具有耦合到第一MOSFET的栅极的第一输出，混频器驱动器被配置为接收具有第一相位和第二相位的本地振荡器信号，在本机振荡器的第一阶段期间驱动第一MOSFET关断 信号，响应于从本地振荡器信号的第一相到本地振荡器信号的第二相的转变，驱动第一MOSFET导通第一时间段，并迫使第一MOSFET的栅极变为高电平 在本地振荡器信号的第二阶段期间和在第一时间段到期之后的第二时间段的阻抗状态。
-
公开(公告)号：US07706765B2
公开(公告)日：2010-04-27
申请号：US09981476
申请日：2001-10-17
申请人： Timothy James Collins , Richard Stanley Rachwalski , Patrick L. Rakers , David P. Gurney , Stephen L. Kuffner
发明人： Timothy James Collins , Richard Stanley Rachwalski , Patrick L. Rakers , David P. Gurney , Stephen L. Kuffner
IPC分类号： H04L12/413 , H04L12/407
CPC分类号： H04L12/413
摘要： A source device (110) receives a carrier signal and continuously monitors the carrier signal for a first predetermined condition and a second predetermined condition. The source device (110) transmits data if the first predetermined condition is satisfied. The source device (110) ceases transmission of data if the first predetermined condition subsequently is not satisfied or if a second predetermined condition is satisfied.
摘要翻译： 源设备（110）接收载波信号并连续地监视载波信号的第一预定条件和第二预定条件。 如果满足第一预定条件，则源装置（110）发送数据。 如果第一预定条件不满足或满足第二预定条件，则源设备（110）停止数据传输。
-
公开(公告)号：US07653678B2
公开(公告)日：2010-01-26
申请号：US11457380
申请日：2006-07-13
IPC分类号： G06G7/16
CPC分类号： G06G7/26
摘要： A direct digital synthesis circuit (108) includes a plurality of current sources (210, 211, 212), an output circuit (200), and a logical multiplier circuit (202). The output circuit (200) provides a synthesized waveform (164) output and includes a first (206) and second branch (208). The logical multiplier circuit (202) is operatively coupled to the plurality of current sources (210, 211, 212) and to the output circuit (200). The logical multiplier circuit (202) is operative to receive a plurality of signals. The logical multiplier circuit is also operative to selectively increase a first current flow through the first branch (206) by a determined magnitude and decrease a second current flow through the second branch (208) by the determined magnitude based on the plurality of signals. The synthesized waveform (164) is based on the first and second currents.
摘要翻译： 直接数字合成电路（108）包括多个电流源（210,211,212），输出电路（200）和逻辑乘法器电路（202）。 输出电路（200）提供输出的合成波形（164），并包括第一分支（206）和第二分支（208）。 逻辑乘法器电路（202）可操作地耦合到多个电流源（210,211,212）和输出电路（200）。 逻辑乘法器电路（202）可操作以接收多个信号。 逻辑乘法器电路还可操作以选择性地将通过第一分支（206）的第一电流流过确定的幅度，并且基于多个信号减少通过第二分支（208）的确定的幅度的第二电流。 合成波形（164）基于第一和第二电流。
-
-
-
-
-
-
-
-
-
搜索结果
35 条记录 (耗时 0.025 秒)
