Bus system and a master device that stabilizes bus electric potential during non-access periods
    1.
    发明授权
    Bus system and a master device that stabilizes bus electric potential during non-access periods 有权
    总线系统和主设备,可在非访问期间稳定总线电位

    公开(公告)号:US06477606B1

    公开(公告)日:2002-11-05

    申请号:US09378548

    申请日:1999-08-20

    IPC分类号: G06F1314

    摘要: A master device in a system including a bidirectional bus and at least one device manages whether the system is in an access state in which the master device permits an access to or from one device or a non-access state in which the master device permits an access to none of the devices. The master device drives the bidirectional bus using a predetermined current to transfer data to or from one device connected to the bidirectional bus when the system is in the access state. When the state of the system changes from the access state to the non-access state, the master device drives the bidirectional bus in order to stabilize the potential of the bidirectional bus to keep the bus potential from changing when the system is in a non-access state, thereby eliminating the need for conventional pull-up/pull-down resistors for stabilizing the bus potential during a non-access state.

    摘要翻译: 包括双向总线和至少一个设备的系统中的主设备管理系统是否处于主设备允许接入或来自一个设备的接入状态或主设备允许的非接入状态 无法访问任何设备。 当系统处于访问状态时,主设备使用预定的电流来驱动双向总线,以将数据传送到连接到双向总线的一个设备。 当系统的状态从访问状态变为非访问状态时,主设备驱动双向总线,以便稳定双向总线的电位,以便在系统处于非接入状态时保持总线电位不变, 从而消除了在非访问状态期间稳定总线电位的常规上拉/下拉电阻的需要。

    DMA CONTROL DEVICE AND DATA TRANSFER METHOD
    2.
    发明申请
    DMA CONTROL DEVICE AND DATA TRANSFER METHOD 审中-公开
    DMA控制设备和数据传输方法

    公开(公告)号:US20110196994A1

    公开(公告)日:2011-08-11

    申请号:US12675460

    申请日:2008-08-12

    IPC分类号: G06F13/28

    CPC分类号: G06F13/28 G06F21/85

    摘要: A DMA control device and a data transfer method, which make it possible to use a DMA channel independent of an operation mode of a processor and realize the protection of DMA control parameters during DMA operation (during a data transfer), while reducing the number of shift of an operating mode of the processor as small as possible, are provided. In requesting a DMA start by locking an access to a ch-0 DMA control register 114 in a secure mode, a CPU 101 instructs an unlock set register 118 to release an access lock when the transfer is completed. Then, when a parameter controlling circuit 119 receives a notification of transfer completion from a ch-0 state managing circuit 116, such parameter controlling circuit instructs a lock set register 115 to release the lock in accordance with the setting of the unlock set register 118.

    摘要翻译: 一种DMA控制装置和数据传输方法,其可以独立于处理器的操作模式使用DMA通道,并且在DMA操作期间(在数据传输期间)实现对DMA控制参数的保护,同时减少 提供了尽可能小的处理器的操作模式的移动。 在通过在安全模式下锁定对ch-0 DMA控制寄存器114的访问来请求DMA开始时,CPU 101指示解锁设置寄存器118在传送完成时释放访问锁定。 然后,当参数控制电路119从ch-0状态管理电路116接收到传送完成的通知时,该参数控制电路根据解锁设定寄存器118的设定指示锁定设定寄存器115释放锁定。

    Remote control signal reception controller
    3.
    发明授权
    Remote control signal reception controller 失效
    遥控信号接收控制器

    公开(公告)号:US06225916B1

    公开(公告)日:2001-05-01

    申请号:US09127376

    申请日:1998-07-31

    IPC分类号: H04Q700

    CPC分类号: G08C19/28 G08C25/00

    摘要: The remote control signal reception controller receives control data transmitted from a remote control signal sender. The remote control signal reception controller informs a CPU that controls a device of the information on the received control data by interrupting the CPU. When doing so, the remote control signal reception controller judges whether a piece of control data that has just been received and a preceding piece of control data were consecutively transmitted, and whether these two pieces of control data are the same control data. The remote control signal reception controller interrupts the CPU only once when finding that the same control data is continuously transmitted as the result of this judgement.

    摘要翻译: 遥控信号接收控制器接收从遥控信号发送器发送的控制数据。 遥控信号接收控制器通过中断CPU来通知CPU控制所接收的控制数据的信息的装置。 当这样做时,遥控信号接收控制器判断是否连续发送了刚刚接收到的一条控制数据和前一条控制数据,以及这两条控制数据是否是相同的控制数据。 作为判断结果,当发现连续发送相同的控制数据时,遥控信号接收控制器仅中断CPU一次。

    Control apparatus for controlling data read accesses to memory and
subsequent address generation scheme based on data/memory width
determination and address validation
    4.
    发明授权
    Control apparatus for controlling data read accesses to memory and subsequent address generation scheme based on data/memory width determination and address validation 失效
    用于基于数据/存储器宽度确定和地址确认来控制对存储器的数据读取访问和后续地址生成方案的控制装置

    公开(公告)号:US5579500A

    公开(公告)日:1996-11-26

    申请号:US200217

    申请日:1994-02-23

    IPC分类号: G06F12/02

    CPC分类号: G06F12/0215

    摘要: An apparatus and method for controlling data read access to memory, in response to an access request sent through a system bus. The apparatus includes an data storage device for preserving data corresponding to a predetermined address; a judging device for judging whether an access address indicated by the access request matches the predetermined address; and a control device for making the data storage device output data preserved therein to the system bus when the access address has been judged to match the predetermined address, and for making the data storage device hold data corresponding to a next address subsequent to the access address when the access address has been judged not to match the predetermined address.

    摘要翻译: 响应于通过系统总线发送的访问请求,控制对存储器的数据读取访问的装置和方法。 该装置包括用于保存对应于预定地址的数据的数据存储装置; 用于判断由所述访问请求指示的访问地址是否匹配所述预定地址的判断装置; 以及控制装置,用于当访问地址已经被判定为与预定地址相匹配时,用于使数据存储装置输出保存在其中的数据到系统总线,并且使得数据存储装置保持对应于访问地址之后的下一个地址的数据 当访问地址被判定为不符合预定地址时。

    System integrated circuit
    5.
    发明授权
    System integrated circuit 失效
    系统集成电路

    公开(公告)号:US06804742B1

    公开(公告)日:2004-10-12

    申请号:US09711432

    申请日:2000-11-13

    IPC分类号: G06F1336

    摘要: A system integrated circuit that identifies the cause of a malfunction even if the number of output terminals of a system LSI to be assigned to internal buses in the system LSI is strictly restricted. Comparators 11 to 15 are connected to any of a plurality of buses. Each comparator judges whether a certain expected value matches data transferred on a bus connected to the comparator. The selector unit 10 selects one of the plurality of buses in accordance with the judgement result of the comparator, and outputs data transferred on the selected bus to outside the system integrated circuit so that an observer can observe internal state of the system integrated circuit from outside.

    摘要翻译: 即使系统LSI中分配给内部总线的系统LSI的输出端子数量受到严格限制,也能够识别故障原因的系统集成电路。 比较器11至15连接到多个总线中的任一个。 每个比较器判断某个预期值是否匹配与连接到比较器的总线上传输的数据。 选择器单元10根据比较器的判断结果选择多个总线中的一个,并将在所选择的总线上传送的数据输出到系统集成电路外部,使得观察者可以从外部观察系统集成电路的内部状态 。

    WORKING FLUID FOR BRITTLE MATERIAL AND WORKING FLUID FOR HARD MATERIAL
    6.
    发明申请
    WORKING FLUID FOR BRITTLE MATERIAL AND WORKING FLUID FOR HARD MATERIAL 审中-公开
    用于脆性材料的工作流体和用于硬质材料的工作流体

    公开(公告)号:US20120058924A1

    公开(公告)日:2012-03-08

    申请号:US13259611

    申请日:2010-03-19

    申请人: Tomohiko Kitamura

    发明人: Tomohiko Kitamura

    IPC分类号: C10M145/14 C10M145/26

    摘要: Provided is a water-containing working fluid for a brittle material and a hard material, which includes (A) water, (B) a water soluble polymeric compound having an oxygen-containing group and a number average molecular weight of 6,000 to 3,000,000, and (C) a nonionic surfactant having a clouding point of 10 to 70° C. in a 1% by mass aqueous solution. In a loose-abrasive grain method, the working fluid allows a slurry thereof to be supplied into the working gap sufficiently and has excellent abrasive grain dispersion stability and excellent properties to wash and disperse cutting swarf. In a method using a fixed-abrasive grain wire saw, the working fluid rarely causes detachment of the fixed abrasive grains and has excellent properties to wash and disperse cutting swarf.

    摘要翻译: 本发明提供一种脆性材料和硬质材料的含水工作流体,其包括(A)水,(B)具有含氧基团的数均分子量为6000〜3,000万的水溶性高分子化合物,以及 (C)1质量%水溶液中的浊点为10〜70℃的非离子表面活性剂。 在松散磨粒方法中,工作流体允许其浆料充分地供应到工作间隙中,并且具有优异的磨料颗粒分散稳定性和用于洗涤和分散切割切屑的优异性能。 在使用固定磨粒锯线的方法中,工作流体很少导致固定磨粒的分离,并且具有优异的洗涤和分散切割切屑的性质。

    NETWORK POSITIONING SYSTEM AND TERMINAL POSITIONING DEVICE
    8.
    发明申请
    NETWORK POSITIONING SYSTEM AND TERMINAL POSITIONING DEVICE 有权
    网络定位系统和终端定位设备

    公开(公告)号:US20110305234A1

    公开(公告)日:2011-12-15

    申请号:US13203052

    申请日:2010-08-31

    申请人: Tomohiko Kitamura

    发明人: Tomohiko Kitamura

    IPC分类号: H04W16/24

    CPC分类号: H04W40/20 H04W40/244

    摘要: A terminal positioning device (150) receives, from each terminal (501-506), network path information listing intermediary device identifiers that identify each intermediary device in the network on the path from the terminal to a path search target device (100). The terminal positioning device (150) creates, in accordance with the network path information received from each terminal (501-506), terminal position information representing relations of connection between routers and relations of connection between routers and the terminals (501-506).

    摘要翻译: 终端定位设备(150)从每个终端(501-506)接收网络路径信息,其中列出了从终端到路径搜索目标设备(100)的路径上标识网络中的每个中间设备的中间设备标识符。 终端定位装置(150)根据从每个终端(501-506)接收的网络路径信息,创建表示路由器之间的连接与路由器与终端之间的连接关系的终端位置信息(501-506)。

    Network positioning system and terminal positioning device
    9.
    发明授权
    Network positioning system and terminal positioning device 有权
    网络定位系统和终端定位装置

    公开(公告)号:US08681760B2

    公开(公告)日:2014-03-25

    申请号:US13203052

    申请日:2010-08-31

    申请人: Tomohiko Kitamura

    发明人: Tomohiko Kitamura

    IPC分类号: H04W4/00

    CPC分类号: H04W40/20 H04W40/244

    摘要: A terminal positioning device receives, from each terminal, network path information listing intermediary device identifiers that identify each intermediary device in the network on the path from the terminal to a path search target device. The terminal positioning device creates, in accordance with the network path information received from each terminal, terminal position information representing connections between routers and connections between routers and the terminals.

    摘要翻译: 终端定位设备从每个终端接收网络路径信息,其中列出了从终端到路径搜索目标设备的路径中标识网络中的每个中间设备的中间设备标识符。 终端定位设备根据从每个终端接收到的网络路径信息,创建表示路由器与路由器与终端之间的连接之间的连接的终端位置信息。

    Integrated circuit including a plurality of master circuits transmitting access requests to an external device and integrated circuit system including first and second interated circuits each including a plurality of master circuits transmitting access requests
    10.
    发明授权
    Integrated circuit including a plurality of master circuits transmitting access requests to an external device and integrated circuit system including first and second interated circuits each including a plurality of master circuits transmitting access requests 有权
    包括向外部设备发送访问请求的多个主电路的集成电路和包括第一和第二相互连接的电路的集成电路系统,每个电路包括多个发送访问请求的主电路

    公开(公告)号:US08180990B2

    公开(公告)日:2012-05-15

    申请号:US12282058

    申请日:2007-01-19

    申请人: Tomohiko Kitamura

    发明人: Tomohiko Kitamura

    IPC分类号: G06F12/00

    CPC分类号: G06F13/1605 G06F13/364

    摘要: A main LSI includes a plurality of master circuits transmitting access requests to a SDRAM, and includes an input interface receiving an access request from a master circuit in a sub LSI. Further, the main LSI includes an arbitration circuit receiving the access requests from the internal master circuits and from the input interface, sequentially selecting, in accordance with a predetermined arbitration rule, a master circuit to be allowed to access the SDRAM, and determining output timings for addresses pertaining to the data transfers from the sequentially selected master circuits. The main LSI also includes an access signal generation circuit causing the sequentially selected master circuits to access the SDRAM in accordance with the corresponding output timings.

    摘要翻译: 主LSI包括向SDRAM发送访问请求的多个主电路,并且包括从子LSI中的主电路接收访问请求的输入接口。 此外,主LSI包括仲裁电路,其接收来自内部主电路和输入接口的访问请求,根据预定的仲裁规则顺序地选择要允许访问SDRAM的主电路,并且确定输出定时 用于与依次选择的主电路的数据传输有关的地址。 主LSI还包括一个访问信号发生电路,使得依次选择的主电路根据相应的输出定时访问SDRAM。