SEMICONDUCTOR DEVICES
    2.
    发明公开

    公开(公告)号:US20230217647A1

    公开(公告)日:2023-07-06

    申请号:US17952386

    申请日:2022-09-26

    IPC分类号: H01L27/108 H01L49/02

    CPC分类号: H01L27/10814 H01L28/90

    摘要: A semiconductor device includes bottom electrodes on a substrate. A supporting pattern is disposed between the bottom electrodes in a plan view. A top electrode covers the bottom electrodes and the supporting pattern. A dielectric layer is disposed between the bottom electrodes and the top electrode and between the supporting pattern and the top electrode. A capping pattern is interposed between the bottom electrodes and the dielectric layer and between the supporting pattern and the dielectric layer. The capping pattern covers at least a portion of a side surface of the supporting pattern and extends to cover a top surface of the supporting pattern and top surfaces of the bottom electrodes.

    Semiconductor device including capacitor

    公开(公告)号:US10090377B2

    公开(公告)日:2018-10-02

    申请号:US15424951

    申请日:2017-02-06

    IPC分类号: H01L49/02

    摘要: A semiconductor device comprises a capacitor that includes a first electrode, a second electrode, and a dielectric layer between the first electrode and the second electrode. The dielectric layer comprises a first high-k dielectric layer between the first electrode and the second electrode, a first silicon oxide layer between the first high-k dielectric layer and the second electrode, and a first aluminum oxide layer between the first high-k dielectric layer and the second electrode.

    SEMICONDUCTOR DEVICES INCLUDING LOWER ELECTRODES INCLUDING INNER PROTECTIVE LAYER AND OUTER PROTECTIVE LAYER

    公开(公告)号:US20220084943A1

    公开(公告)日:2022-03-17

    申请号:US17235369

    申请日:2021-04-20

    摘要: A semiconductor device includes a landing pad on a substrate, a lower electrode on the landing pad, the lower electrode including an outer protective layer, a conductive layer between opposing sidewalls of the outer protective layer, and an inner protective layer between opposing sidewalls of the conductive layer, a first supporter pattern on a side surface of the lower electrode, the first supporter pattern including a supporter hole, a dielectric layer on a surface of each of the lower electrode and the first supporter pattern, and an upper electrode on the dielectric layer. The outer protective layer includes titanium oxide, the conductive layer includes titanium nitride, and the inner protective layer includes titanium silicon nitride. In a horizontal cross-sectional view, the outer protective layer has an arc shape that extends between the dielectric layer and the conductive layer.

    Semiconductor devices including lower electrodes including inner protective layer and outer protective layer

    公开(公告)号:US11901291B2

    公开(公告)日:2024-02-13

    申请号:US17235369

    申请日:2021-04-20

    IPC分类号: H01L23/528 H01L49/02

    摘要: A semiconductor device includes a landing pad on a substrate, a lower electrode on the landing pad, the lower electrode including an outer protective layer, a conductive layer between opposing sidewalls of the outer protective layer, and an inner protective layer between opposing sidewalls of the conductive layer, a first supporter pattern on a side surface of the lower electrode, the first supporter pattern including a supporter hole, a dielectric layer on a surface of each of the lower electrode and the first supporter pattern, and an upper electrode on the dielectric layer. The outer protective layer includes titanium oxide, the conductive layer includes titanium nitride, and the inner protective layer includes titanium silicon nitride. In a horizontal cross-sectional view, the outer protective layer has an arc shape that extends between the dielectric layer and the conductive layer.

    Semiconductor device having supporters and method of manufacturing the same

    公开(公告)号:US10121793B2

    公开(公告)日:2018-11-06

    申请号:US15083819

    申请日:2016-03-29

    IPC分类号: H01L27/108

    摘要: A semiconductor device includes storage electrodes on a substrate and one or more supporters configured to couple one or more portions of the storage electrodes. The semiconductor device may include multiple non-intersecting supporters extending in parallel to a surface of the substrate. At least one supporter may have an upper surface that is substantially coplanar with upper surfaces of the storage electrodes. The storage electrodes may include a capacitor dielectric layer that conformally covers one or more surfaces of the storage electrodes and one or more supporters. A storage electrode may include upper and lower storage electrodes coupled together. The upper and lower storage electrodes may have different horizontal widths.