中科微点-全球专利检索

  1. Login
  2. Sign Up

Search Results

16 records (took 0.013 seconds)

    DC-DC CONVERTER APPARATUS AND CORRESPONDING CONTROL METHOD
    1.
    发明公开
    DC-DC CONVERTER APPARATUS AND CORRESPONDING CONTROL METHOD 审中-公开

    公开(公告)号：US20240128871A1

    公开(公告)日：2024-04-18

    申请号：US18376277

    申请日：2023-10-03

    Applicant: STMicroelectronics S.r.l.

    Inventor： Alessandro BERTOLINI ,  Alessandro GASPARINI ,  Paolo MELILLO ,  Salvatore LEVANTINO ,  Massimo GHIONI

    IPC: H02M3/158 ,  H02M3/157

    CPC classification number: H02M3/158 ,  H02M3/157

    Abstract: A boost DC-DC converter includes a switching network, coupled to an inductor, controlled by a PWM driving signal. A control loop receives a voltage output and provides the PWM driving signal. The control loop generates an error signal as a function of a difference between voltage output voltage and a reference, with the PWM driving signal generated based on the error signal. A low pass filter circuit within the control loop receives the PWM driving signal and provides at least one filtered signal. An adder node of the control loop receives the at least one filtered signal from the low pass filter circuit for addition to the at least one filtered signal. The PWM driving signal is generated as a function of a sum of the filtered signal and the error signal.

    CONTROL CIRCUIT FOR AN ELECTRONIC CONVERTER, RELATED INTEGRATED CIRCUIT, ELECTRONIC CONVERTER AND METHOD
    3.
    发明申请
    CONTROL CIRCUIT FOR AN ELECTRONIC CONVERTER, RELATED INTEGRATED CIRCUIT, ELECTRONIC CONVERTER AND METHOD 有权

    公开(公告)号：US20210384830A1

    公开(公告)日：2021-12-09

    申请号：US17335523

    申请日：2021-06-01

    Applicant: STMicroelectronics S.r.l.

    Inventor： Alessandro BERTOLINI ,  Alberto CATTANI ,  Alessandro GASPARINI

    IPC: H02M3/158 ,  H02M1/00

    Abstract: A control circuit for controlling switching operation of a switching stage of a converter includes a phase detector circuit that generates a pulse-width modulated (PWM) signal in response to a phase comparison of two clock signals. A first clock signal has a frequency determined as a function of a first feedback signal proportional to converter output voltage. A first transconductance amplifier generates a first current indicative of a difference between a reference voltage and the first feedback signal, and a second transconductance amplifier generates a second current indicative of a difference between the reference voltage and a second feedback signal proportional to a derivative of the converter output voltage. A delay line introduces a delay in the first clock signal that is dependent on the first and second currents as well as a compensation current dependent on a selected operational mode of the converter.

    AMPLIFIER CIRCUIT, CORRESPONDING DEVICE AND METHOD
    4.
    发明申请
    AMPLIFIER CIRCUIT, CORRESPONDING DEVICE AND METHOD 有权

    公开(公告)号：US20220337198A1

    公开(公告)日：2022-10-20

    申请号：US17720502

    申请日：2022-04-14

    Applicant: STMicroelectronics S.r.l.

    Inventor： Alessandro BERTOLINI ,  Germano NICOLLINI

    IPC: H03F1/30 ,  H03F3/04

    Abstract: An amplifier circuit includes a first input stage with a differential input transistor pair and a second gain stage having an output node coupled to a load. A node in the first gain stage is coupled to the output node in the second gain stage. A feedback line couples the output node to the control node of a first transistor of the differential input transistor pair. Current mirror circuitry is coupled to a current flow path through a further transistor in the second gain stage and includes a sensing node configured to produce a sensing signal indicative of the current supplied to the load. The sensing signal at the sensing node is directly fed back to the control node of the first transistor of the differential input transistor pair to provide a zero in the loop transfer function that is matched to and tracks and cancels out a load-dependent pole.

    DC-DC CONVERTER CIRCUIT AND CORRESPONDING METHOD OF OPERATION
    5.
    发明公开
    DC-DC CONVERTER CIRCUIT AND CORRESPONDING METHOD OF OPERATION 审中-公开

    公开(公告)号：US20230336078A1

    公开(公告)日：2023-10-19

    申请号：US18132774

    申请日：2023-04-10

    Applicant: STMicroelectronics S.r.l.

    Inventor： Alessandro BERTOLINI ,  Alessandro GASPARINI ,  Paolo MELILLO ,  Salvatore LEVANTINO ,  Massimo GHIONI

    IPC: H02M3/158 ,  H02M1/00 ,  H02M3/157

    CPC classification number: H02M3/158 ,  H02M1/0095 ,  H02M3/157

    Abstract: In a multi-level hybrid DC-DC converter with a flying capacitor, a feedback circuit includes a first oscillator and produces a first clock signal with a frequency dependent on an output voltage. A second oscillator produces a second clock signal having a frequency dependent on a reference voltage. A logic circuit switches, as a function of the first and second clock signals, connection of the flying capacitor between one state where the flying capacitor is connected between an input node and a switching node, and another state where the capacitor is connected between the switching node and a ground node. The duty cycle of the first/second clock signal varies so that when the flying capacitor voltage is lower than a target voltage a duration of the one state is increased, and when the flying capacitor voltage is higher than the target voltage a duration of the another state is increased.

    CONTROL CIRCUIT FOR AN ELECTRONIC CONVERTER, RELATED INTEGRATED CIRCUIT, ELECTRONIC CONVERTER AND METHOD
    6.
    发明公开
    CONTROL CIRCUIT FOR AN ELECTRONIC CONVERTER, RELATED INTEGRATED CIRCUIT, ELECTRONIC CONVERTER AND METHOD 审中-公开

    公开(公告)号：US20230163767A1

    公开(公告)日：2023-05-25

    申请号：US17982712

    申请日：2022-11-08

    Applicant: STMicroelectronics S.r.l.

    Inventor： Alessandro BERTOLINI ,  Alberto CATTANI ,  Alessandro GASPARINI

    IPC: H03L7/099 ,  H03L7/091 ,  H03L7/10

    CPC classification number: H03L7/0991 ,  H03L7/091 ,  H03L7/10

    Abstract: In a control circuit for a switching stage of an electronic converter, a phase detector generates a drive signal in response to a phase difference between first and second clock signals. The first and second clock signals are generated by first and second current-controlled oscillators, respectively. An operational transconductance amplifier generates first and second control currents in response to a difference between a reference and a feedback of the electronic converter, with the first and second currents applied to control the first and second current-controlled oscillators. In response to a switching clock having a first state, a switching circuit applies first and second bias currents to the control inputs of the first and second current-controlled oscillators, respectively. Conversely, in response to the switching clock having a second state, the switching circuit applies the second and first bias currents to the control inputs of the first and second current-controlled oscillators, respectively.

    DOUBLE CLOCK ARCHITECTURE FOR SMALL DUTY CYCLE DC-DC CONVERTER
    8.
    发明申请
    DOUBLE CLOCK ARCHITECTURE FOR SMALL DUTY CYCLE DC-DC CONVERTER 有权

    公开(公告)号：US20210067148A1

    公开(公告)日：2021-03-04

    申请号：US16559118

    申请日：2019-09-03

    Applicant: STMicroelectronics S.r.l.

    Inventor： Alessandro BERTOLINI ,  Alberto CATTANI ,  Stefano RAMORINI ,  Alessandro GASPARINI

    IPC: H03K5/156 ,  H02M3/158

    Abstract: A DC-DC converter includes clock generation circuitry generating first and second clock signals that are out of phase, and a control signal generator generating a switching control signal at an edge of the second clock signal based upon a comparison of an error voltage to a summed voltage. Boost circuitry charges an energy storage component during an on-phase and discharges the energy storage component during an off-phase to thereby generate an output voltage. The on-phase and off-phase are set as a function of the switching control signal. Sum voltage generation circuitry generates a ramp voltage in response to an edge of the first clock signal and generates the summed voltage at an edge of the second clock signal. The sum voltage represents a sum of the ramp voltage and a voltage representative of the current flowing in the energy storage component during the on-phase.

Patent Agency Ranking