公开(公告)号：US09792994B1

公开(公告)日：2017-10-17

申请号：US15278684

申请日：2016-09-28

Applicant: SanDisk Technologies LLC

Inventor： Primit Modi ,  Venkatesh Ramachandra

IPC: G11C16/24 ,  H01L27/092 ,  G11C16/30

CPC classification number: G11C16/24 ,  G11C16/30 ,  H01L27/092 ,  H03K19/00315

Abstract: A driver circuit, such as could be used as an off-chip driver for an I/O pin on a memory circuit, is presented. The driver has a PMOS connected between a supply level and the driver's output node. In an active mode, the bulk terminal of the PMOS is connected to the supply level; and in a standby mode, the PMOS's bulk terminal is set to a higher level. This reduces the leakage current through the PMOS in the standby mode, allowing for smaller device with a lower capacitance to be used.

公开(公告)号：US10424358B2

公开(公告)日：2019-09-24

申请号：US15870486

申请日：2018-01-12

Applicant: SanDisk Technologies LLC

Inventor： Supraja Sundaresan ,  Sung-en Wang ,  Khin Htoo ,  Primit Modi

IPC: G11C5/14 ,  G11C11/16 ,  G11C13/00 ,  G11C16/08 ,  G11C16/30 ,  G11C11/22 ,  G11C8/08

Abstract: Disclosed is a device including a selected distributed driver, a first feedback control circuit, and a second feedback control circuit. The first feedback control circuit is coupled to the selected distributed driver. The first feedback control circuit is configured to maintain an output of the selected distributed driver within a first predetermined range. The second feedback control circuit is selectively coupled to the selected distributed driver and is configured to maintain the output of the selected distributed driver to be within a second predetermined range. The second predetermined range is within the first predetermined range.

公开(公告)号：US10284182B2

公开(公告)日：2019-05-07

申请号：US15639153

申请日：2017-06-30

Applicant: SanDisk Technologies LLC

Inventor： Primit Modi ,  Venkatesh Ramachandra ,  Tianyu Tang ,  Srinivas Rajendra

IPC: H03K3/017 ,  H03K5/156 ,  H03K5/151 ,  H03K7/08 ,  G11C7/22 ,  G11C29/02 ,  G11C7/04 ,  G11C7/10

Abstract: A complementary signal path may include an amplifier circuit configured to receive a pair of complementary input signals and a data alignment circuit configured to output a pair of complementary output signals in response to the pair of complementary input signals. A control circuit may detect duty cycle distortion in the pair of complementary output signals and perform a duty cycle correction process to remove the distortion. To do so, the control circuit may search for target current amounts in response to the duty cycle distortion and inject a control current into the amplifier circuit at the target current amounts.

公开(公告)号：US20180175834A1

公开(公告)日：2018-06-21

申请号：US15639153

申请日：2017-06-30

Applicant: SanDisk Technologies LLC

Inventor： Primit Modi ,  Venkatesh Ramachandra ,  Tianyu Tang ,  Srinivas Rajendra

IPC: H03K3/017 ,  H03K5/156 ,  H03K5/151 ,  H03K7/08

CPC classification number: H03K3/017 ,  G11C7/04 ,  G11C7/1066 ,  G11C7/1093 ,  G11C7/222 ,  G11C29/023 ,  G11C29/028 ,  H03K5/151 ,  H03K5/1565 ,  H03K7/08

Abstract: A complementary signal path may include an amplifier circuit configured to receive a pair of complementary input signals and a data alignment circuit configured to output a pair of complementary output signals in response to the pair of complementary input signals. A control circuit may detect duty cycle distortion in the pair of complementary output signals and perform a duty cycle correction process to remove the distortion. To do so, the control circuit may search for target current amounts in response to the duty cycle distortion and inject a control current into the amplifier circuit at the target current amounts.