Nitride composed masking for integrated circuits
    4.
    发明授权
    Nitride composed masking for integrated circuits 失效
    用于集成电路的NITRIDE组合掩模

    公开(公告)号:US3860466A

    公开(公告)日:1975-01-14

    申请号:US19166671

    申请日:1971-10-22

    CPC classification number: C23F1/02 H01L21/00

    Abstract: A method for selectively masking a substrate surface, as in the fabrication of a semiconductor device, which includes the steps of forming a first layer of a masking material, e.g., silicon dioxide, on a surface of the substrate, forming an adherent layer of a second masking material, e.g., silicon nitride, on the first layer, and then forming a second layer of silicon dioxide on the silicon nitride layer. Openings are formed extending through preselected locations in the second oxide layer to expose underlying regions in the silicon nitride layer in a preselected pattern. The portions of silicon nitride exposed through the openings are selectively removed to expose preselected portions of the underlying first oxide layer, and then the exposed portions of the first oxide layer are removed to define a composite diffusion mask exposing preselected portions of the surface of the silicon semiconducor body. Subsequent diffusion and metallization steps may be then effected to form a semiconductor device.

    Abstract translation: 一种用于选择性地掩蔽衬底表面的方法,如在半导体器件的制造中,其包括以下步骤:在衬底的表面上形成掩模材料(例如,二氧化硅)的第一层,形成粘合层 在第一层上的第二掩模材料,例如氮化硅,然后在氮化硅层上形成第二层二氧化硅。 形成延伸穿过第二氧化物层中的预选位置的开口,以预选图案暴露在氮化硅层中的下面的区域。 通过开口暴露的氮化硅的部分被选择性地去除以暴露下面的第一氧化物层的预选部分,然后去除第一氧化物层的暴露部分以限定暴露硅表面的预选部分的复合扩散掩模 半导体体。 然后可以进行随后的扩散和金属化步骤以形成半导体器件。

Patent Agency Ranking