-
公开(公告)号:US20230068811A1
公开(公告)日:2023-03-02
申请号:US18047511
申请日:2022-10-18
Applicant: TEXAS INSTRUMENTS INCORPORATED
Inventor: Prasanth Viswanathan Pillai , Rajeev Suvarna , Saya Goud Langadi , Shailesh Ganapat Ghotgalkar
IPC: G01R31/3177 , H03K5/24 , H03K19/003 , H03K3/037
Abstract: Lockstep comparators and related methods are described. An example apparatus includes self-test logic circuitry having first outputs, and comparator logic including selection logic having first inputs and second outputs, ones of the first inputs coupled to the first outputs, first detection logic having second inputs and third outputs, the second inputs coupled to the second outputs, second detection logic having third inputs and fourth outputs, the third inputs coupled to the third outputs, latch logic having fifth inputs and fifth outputs, the third output and the fourth output coupled to the fifth inputs, and error detection logic having sixth inputs coupled to the fifth inputs.
-
公开(公告)号:US20250165416A1
公开(公告)日:2025-05-22
申请号:US18512210
申请日:2023-11-17
Applicant: Texas Instruments Incorporated
Inventor: Ashish Vanjari , Mohammed Arif , Shailesh Ganapat Ghotgalkar
Abstract: In described examples, an integrated circuit includes a first pin, a second pin, a processor, a bus monitor, a clock circuit, and a transceiver. The processor provides to the transceiver and the bus monitor an instruction that indicates an instructed target address, a read/write flag, and a memory address. The transceiver provides to the first pin and the bus monitor a clock signal, and provides to the second pin and the bus monitor a message so that the message includes a messaged target address, the read/write flag, and the memory address. The bus monitor compares the instructed target address to the messaged target address, and provides a signal to the processor in response to the comparison.
-
公开(公告)号:US20250147672A1
公开(公告)日:2025-05-08
申请号:US18591959
申请日:2024-02-29
Applicant: TEXAS INSTRUMENTS INCORPORATED
Inventor: Mihir Narendra Mody , Prithvi Shankar Y.A. , Sriramakrishnan Govindarajan , Mohd Asif Farooqui , Shailesh Ganapat Ghotgalkar , Sai Karthik Rajaraman , Pratheesh Gangadhar TK , David Smith , Niraj Nandan
IPC: G06F3/06
Abstract: Systems and methods for servicing read requests may include receiving a transaction from a processing unit while mirroring contents from an external memory to an on-chip RAM. Such systems and methods may monitor a progress of the mirroring and, based on the monitoring, access code or data values for the transaction from either the external memory or the on-chip RAM. Such systems and methods may further provide the code or data values to the processing unit according to the transaction. Such systems and methods may allow for execution of software before software has been fully downloaded to internal memory.
-
公开(公告)号:US11133807B2
公开(公告)日:2021-09-28
申请号:US16703232
申请日:2019-12-04
Applicant: TEXAS INSTRUMENTS INCORPORATED
Inventor: Shailesh Ganapat Ghotgalkar , Wei Fu , Venkatseema Das , Jiankun Hu
Abstract: A phase-locked loop (PLL) includes a phase-frequency detector (PFD) having a first PFD input, a second PFD input, and a PFD output. The PFD is configured to generate a first signal on the PFD output. The first signal comprises pulses having pulse widths indicative of a phase difference between signals on the first and second PFD inputs. A low pass filter (LPF) has an LPF input and an LPF output. The LPF input is coupled to the PFD output. A flip-flop has a clock input and a flip-flop output. The clock input is coupled to the LPF output. A lock-slip control circuit is coupled to the flip-flop output and to the first PFD input. The lock-slip control circuit is configured to determine phase-lock and phase-slip based at least in part on a signal on the flip-flop output.
-
公开(公告)号:US10817257B2
公开(公告)日:2020-10-27
申请号:US16390780
申请日:2019-04-22
Applicant: TEXAS INSTRUMENTS INCORPORATED
Inventor: Shailesh Ganapat Ghotgalkar
Abstract: A system, method and computer readable medium for operating a First In, First Out (FIFO) buffer that transfers data between a host and a plurality of endpoints using chip select is disclosed. The method includes receiving a current value of a read pointer and a status for an active endpoint and reading data at a location to which the read pointer points and setting a tag associated with the location to which the read pointer points to indicate availability.
-
公开(公告)号:US12052021B2
公开(公告)日:2024-07-30
申请号:US17931165
申请日:2022-09-12
Applicant: Texas Instruments Incorporated
Inventor: Shailesh Ganapat Ghotgalkar , Wei Fu , Venkatseema Das , Jiankun Hu
CPC classification number: H03L7/0891 , H03L7/087 , H03L7/095
Abstract: A phase-locked loop (PLL) includes a phase-frequency detector (PFD) having a first PFD input, a second PFD input, and a PFD output. The PFD is configured to generate a first signal on the PFD output. The first signal comprises pulses having pulse widths indicative of a phase difference between signals on the first and second PFD inputs. A low pass filter (LPF) has an LPF input and an LPF output. The LPF input is coupled to the PFD output. A flip-flop has a clock input and a flip-flop output. The clock input is coupled to the LPF output. A lock-slip control circuit is coupled to the flip-flop output and to the first PFD input. The lock-slip control circuit is configured to determine phase-lock and phase-slip based at least in part on a signal on the flip-flop output.
-
公开(公告)号:US11990914B2
公开(公告)日:2024-05-21
申请号:US17550123
申请日:2021-12-14
Applicant: TEXAS INSTRUMENTS INCORPORATED
Inventor: Shailesh Ganapat Ghotgalkar , Wei Fu , Venkatseema Das
Abstract: In described examples, a first clock generator generates an output clock signal in response to an input reference signal and in response to a feedback signal that is generated in response to the output clock signal. A code generator generates a code in response to the input reference signal. A loss detector generates an indication of a loss of the input reference signal in response to the feedback signal and at least two codes generated by the code generator.
-
公开(公告)号:US20220209776A1
公开(公告)日:2022-06-30
申请号:US17138569
申请日:2020-12-30
Applicant: Texas Instruments Incorporated
Abstract: In described examples, a counter system includes a counter, a parity detector, a toggle flop, and a comparator. The counter iterates a count through a set of binary states in response to a clock signal, so that a binary value of a single bit of the count changes at each iteration. The parity detector detects the parity of the count. The toggle flop output is coupled to the toggle flop input. The toggle flop outputs a binary flop value. The binary flop value toggles between zero and one in response to the toggle flop input and the clock signal. The comparator compares the parity of the count and the toggle flop output, and outputs a first comparator value if the parity of the count and the toggle flop output are the same, and a second comparator value if the parity of the count and the toggle flop output are different.
-
公开(公告)号:US10727841B2
公开(公告)日:2020-07-28
申请号:US16167440
申请日:2018-10-22
Applicant: Texas Instruments Incorporated
Inventor: Shailesh Ganapat Ghotgalkar , Wei Fu , Venkatseema Das
Abstract: In described examples, a first clock generator generates an output clock signal in response to an input reference signal and in response to a feedback signal that is generated in response to the output clock signal. A code generator generates a code in response to the input reference signal. A loss detector generates an indication of a loss of the input reference signal in response to the feedback signal and at least two codes generated by the code generator.
-
公开(公告)号:US20170322767A1
公开(公告)日:2017-11-09
申请号:US15148325
申请日:2016-05-06
Applicant: Texas Instruments Incorporated
Inventor: Shailesh Ganapat Ghotgalkar
CPC classification number: G06F5/14 , G06F3/061 , G06F3/0656 , G06F3/0673 , G06F5/065 , G06F2205/067 , G06F2205/126
Abstract: A system, method and computer readable medium for operating a First In, First Out (FIFO) buffer that transfers data between a host and a plurality of endpoints using chip select is disclosed. The method includes receiving a current value of a read pointer and a status for an active endpoint and reading data at a location to which the read pointer points and setting a tag associated with the location to which the read pointer points to indicate availability.
-
-
-
-
-
-
-
-
-