Increasing efficiency of a switched mode power converter

    公开(公告)号:US10425000B2

    公开(公告)日:2019-09-24

    申请号:US15682094

    申请日:2017-08-21

    摘要: Methods and apparatus to increase efficiency of a power converter using a bias voltage on a low side drive gate are disclosed. An example power converter includes an inductor; a transistor coupled to the inductor; and a driver coupled to a gate of the transistor, the driver to apply (A) a first voltage to the gate to enable the transistor, (B) a second voltage to the gate to disable the transistor, and (C) a third voltage to the gate during a transition between applying the first voltage and the second voltage, the third voltage being between the first voltage and the second voltage.

    Increasing efficiency of a switched mode power converter

    公开(公告)号:US10727730B2

    公开(公告)日:2020-07-28

    申请号:US16529227

    申请日:2019-08-01

    摘要: Methods and apparatus to increase efficiency of a power converter using a bias voltage on a low side drive gate are disclosed. An example power converter includes an inductor; a transistor coupled to the inductor; and a driver coupled to a gate of the transistor, the driver to apply (A) a first voltage to the gate to enable the transistor, (B) a second voltage to the gate to disable the transistor, and (C) a third voltage to the gate during a transition between applying the first voltage and the second voltage, the third voltage being between the first voltage and the second voltage.

    Galvanic isolation device
    4.
    发明授权

    公开(公告)号:US10529796B2

    公开(公告)日:2020-01-07

    申请号:US16178352

    申请日:2018-11-01

    摘要: A galvanic isolation device includes a first integrated circuit (IC) die that has communication circuitry formed in a circuit layer below the top surface. A first conductive plate is formed on the IC die proximate the top surface, and is coupled to the communication circuitry. A dielectric isolation layer is formed over a portion of the top surface of the IC after the IC is fabricated such that the dielectric isolation layer completely covers the conductive plate. A second conductive plate is juxtaposed with the first conductive plate but separated by the dielectric isolation layer such that the first conductive plate and the second conductive plate form a capacitor. The second conductive plate is configured to be coupled to a second communication circuit.

    INCREASING EFFICIENCY OF A SWITCHED MODE POWER CONVERTER

    公开(公告)号:US20190356212A1

    公开(公告)日:2019-11-21

    申请号:US16529227

    申请日:2019-08-01

    摘要: Methods and apparatus to increase efficiency of a power converter using a bias voltage on a low side drive gate are disclosed. An example power converter includes an inductor; a transistor coupled to the inductor; and a driver coupled to a gate of the transistor, the driver to apply (A) a first voltage to the gate to enable the transistor, (B) a second voltage to the gate to disable the transistor, and (C) a third voltage to the gate during a transition between applying the first voltage and the second voltage, the third voltage being between the first voltage and the second voltage.