公开(公告)号：US20050106800A1

公开(公告)日：2005-05-19

申请号：US10713447

申请日：2003-11-14

申请人： Wilfried Haensch ,  Terence Hook ,  Louis Hsu ,  Rajiv Joshi ,  Werner Rausch

发明人： Wilfried Haensch ,  Terence Hook ,  Louis Hsu ,  Rajiv Joshi ,  Werner Rausch

IPC分类号： H01L21/76 ,  H01L21/8238 ,  H01L27/08 ,  H01L27/092 ,  H01L29/78

CPC分类号： H01L29/78 ,  H01L21/823892 ,  H01L27/0928

摘要： A method for forming a CMOS well structure including forming a plurality of first conductivity type wells over a substrate, each of the plurality of first conductivity type wells formed in a respective opening in a first mask. A cap is formed over each of the first conductivity type wells, and the first mask is removed. Sidewall spacers are formed on sidewalls of each of the first conductivity type wells. A plurality of second conductivity type wells are formed, each of the plurality of second conductivity type wells are formed between respective first conductivity type wells. A plurality of shallow trench isolations are formed between the first conductivity type wells and second conductive type wells. The plurality of first conductivity type wells are formed by a first selective epitaxial growth process, and the plurality of second conductivity type wells are formed by a second selective epitaxial growth process.

摘要翻译： 一种用于形成CMOS阱结构的方法，包括在衬底上形成多个第一导电类型阱，所述多个第一导电类型阱中的每一个形成在第一掩模中的相应开口中。 在每个第一导电类型的阱上形成盖，并且去除第一掩模。 在每个第一导电类型的孔的侧壁上形成侧壁间隔物。 形成多个第二导电型阱，多个第二导电型阱中的每一个形成在相应的第一导电型阱之间。 在第一导电型阱和第二导电类型阱之间形成多个浅沟槽隔离。 通过第一选择性外延生长工艺形成多个第一导电型阱，并且通过第二选择性外延生长工艺形成多个第二导电型阱。

公开(公告)号：US20070045749A1

公开(公告)日：2007-03-01

申请号：US11551959

申请日：2006-10-23

申请人： Wilfried Haensch ,  Terence Hook ,  Louis Hsu ,  Rajiv Joshi ,  Werner Rausch

发明人： Wilfried Haensch ,  Terence Hook ,  Louis Hsu ,  Rajiv Joshi ,  Werner Rausch

IPC分类号： H01L29/76

CPC分类号： H01L29/78 ,  H01L21/823892 ,  H01L27/0928

摘要： A method for forming a CMOS well structure including forming a plurality of first conductivity type wells over a substrate, each of the plurality of first conductivity type wells formed in a respective opening in a first mask. A cap is formed over each of the first conductivity type wells, and the first mask is removed. Sidewall spacers are formed on sidewalls of each of the first conductivity type wells. A plurality of second conductivity type wells are formed, each of the plurality of second conductivity type wells are formed between respective first conductivity type wells. A plurality of shallow trench isolations are formed between the first conductivity type wells and second conductive type wells. The plurality of first conductivity type wells are formed by a first selective epitaxial growth process, and the plurality of second conductivity type wells are formed by a second selective epitaxial growth process.

摘要翻译： 一种用于形成CMOS阱结构的方法，包括在衬底上形成多个第一导电类型阱，所述多个第一导电类型阱中的每一个形成在第一掩模中的相应开口中。 在每个第一导电类型的阱上形成盖，并且去除第一掩模。 在每个第一导电类型的孔的侧壁上形成侧壁间隔物。 形成多个第二导电型阱，多个第二导电型阱中的每一个形成在相应的第一导电型阱之间。 在第一导电型阱和第二导电类型阱之间形成多个浅沟槽隔离。 通过第一选择性外延生长工艺形成多个第一导电型阱，并且通过第二选择性外延生长工艺形成多个第二导电型阱。

公开(公告)号：US20070224801A1

公开(公告)日：2007-09-27

申请号：US11390390

申请日：2006-03-27

申请人： Chih-Chao Yang ,  Louis Hsu ,  Rajiv Joshi

发明人： Chih-Chao Yang ,  Louis Hsu ,  Rajiv Joshi

IPC分类号： H01L21/4763

CPC分类号： H01L21/76834 ,  H01L21/76814 ,  H01L21/76826 ,  H01L21/76843 ,  H01L21/76844 ,  H01L21/76846

摘要： Dielectric interconnect structures and methods for forming the same are provided. Specifically, the present invention provides a dielectric interconnect structure having a noble metal layer (e.g., Ru, Ir, Rh, Pt, RuTa, and alloys of Ru, Ir, Rh, Pt, and RuTa) that is formed directly on a modified dielectric surface. In a typical embodiment, the modified dielectric surface is created by treating an exposed dielectric layer of the interconnect structure with a gaseous ion plasma (e.g., Ar, He, Ne, Xe, N2, H2, NH3, and N2H2). Under the present invention, the noble metal layer could be formed directly on an optional glue layer that is maintained only on vertical surfaces of any trench or via formed in the exposed dielectric layer. In addition, the noble metal layer may or may not be provided along an interface between the via and an internal metal layer.

摘要翻译： 提供介电互连结构及其形成方法。 具体地说，本发明提供一种具有贵金属层（例如，Ru，Ir，Rh，Pt，RuTa以及Ru，Ir，Rh，Pt和RuTa的合金）的电介质互连结构，其直接形成在改性电介质上 表面。 在典型的实施例中，通过用气体离子等离子体（例如，Ar，He，Ne，Xe，N 2，H 2，NH 3和N 2 H 2）。 在本发明中，贵金属层可以直接形成在只保留在暴露的介电层中形成的任何沟槽或通孔的垂直表面上的任选的胶层上。 此外，贵金属层可以沿着通孔和内部金属层之间的界面设置也可以不设置。

公开(公告)号：US20050275977A1

公开(公告)日：2005-12-15

申请号：US10867094

申请日：2004-06-14

申请人： Rajiv Joshi ,  Louis Hsu

发明人： Rajiv Joshi ,  Louis Hsu

IPC分类号： G06F1/26 ,  G11C5/14 ,  G11C11/4074 ,  H02H7/00

CPC分类号： G11C11/4074 ,  G06F1/26 ,  G11C5/14 ,  Y10T307/305

摘要： There is provided a method for managing a multi-level power supply. The method includes comparing a voltage level (Vs1) of a lower voltage supply bus to a voltage level (Vs2) of a higher voltage supply bus, and routing current from the lower voltage supply bus to the higher voltage supply bus if Vs2

摘要翻译： 提供了一种用于管理多电平电源的方法。 该方法包括将较低电压电源总线的电压电平（Vs 1）与较高电压电源总线的电压电平（Vs 2）进行比较，以及如果Vs 2将电流从低电压电源总线路由到较高电压电源总线

公开(公告)号：US20070184581A1

公开(公告)日：2007-08-09

申请号：US11347332

申请日：2006-02-03

申请人： Louis Hsu ,  Rajiv Joshi ,  Jack Mandelman

发明人： Louis Hsu ,  Rajiv Joshi ,  Jack Mandelman

IPC分类号： H01L21/00

CPC分类号： H01L23/3677 ,  H01L2924/0002 ,  H01L2924/10158 ,  Y10S438/928 ,  Y10S438/96 ,  Y10S438/977 ,  H01L2924/00

摘要： A method of fabricating a semiconductor device includes etching a substrate to form a recess, the substrate being formed on a backside of a semiconductor wafer, forming pores in the substrate in an area of the recess, and forming in the recess a material having a thermal conductivity which is greater than a thermal conductivity of the substrate. In another aspect, a method of fabricating a semiconductor device includes etching a substrate formed on a backside of a semiconductor wafer to form a recess in the substrate, and forming a sputter film in the recess, the sputter film including a first material having a coefficient of thermal expansion (CTE) which is at least substantially equal to a CTE of the substrate, and a second material having a thermal conductivity which is greater than a thermal conductivity of the substrate.

摘要翻译： 一种制造半导体器件的方法包括蚀刻衬底以形成凹部，所述衬底形成在半导体晶片的背面上，在所述凹部的区域中在所述衬底中形成孔，并且在所述凹部中形成具有热 电导率大于衬底的热导率。 另一方面，制造半导体器件的方法包括蚀刻形成在半导体晶片的背面上的衬底，以在衬底中形成凹陷，并且在凹部中形成溅射膜，溅射膜包括具有系数的第一材料 的热膨胀（CTE），其至少基本上等于衬底的CTE，以及具有大于衬底的热导率的导热性的第二材料。

公开(公告)号：US20050260801A1

公开(公告)日：2005-11-24

申请号：US10996866

申请日：2004-11-24

申请人： Rama Divakaruni ,  Louis Hsu ,  Rajiv Joshi ,  Carl Radens

发明人： Rama Divakaruni ,  Louis Hsu ,  Rajiv Joshi ,  Carl Radens

IPC分类号： H01L21/336 ,  H01L29/45 ,  H01L29/76 ,  H01L29/786

CPC分类号： H01L29/66553 ,  H01L29/458 ,  H01L29/665 ,  H01L29/66545 ,  H01L29/66628 ,  H01L29/66772 ,  H01L29/7842 ,  H01L29/78618 ,  H01L29/78684

摘要： A field effect transistor (FET), integrated circuit (IC) chip including the FETs and a method of forming the FETs. The FETs include a thin channel with raised source/drain (RSD) regions at each end on an insulator layer, e.g., on an ultra-thin silicon on insulator (SOI) chip. Isolation trenches at each end of the FETs, i.e., at the end of the RSD regions, isolate and define FET islands. Insulating sidewalls at each RSD region sandwich the FET gate between the RSD regions. The gate dielectric may be a high K dielectric. Salicide on the RSD regions and, optionally, on the gates reduce device resistances.

摘要翻译： 包括FET的场效应晶体管（FET），集成电路（IC）芯片和形成FET的方法。 FET包括在绝缘体层上的每个端部（例如，在绝缘体上的超薄绝缘体（SOI））芯片上的源极/漏极（RSD）区域上升的薄沟道。 在FET的每个端部，即在RSD区域的末端处的隔离沟槽隔离并限定FET岛。 每个RSD区域的绝缘侧壁将RSD区域之间的FET栅极夹在中间。 栅极电介质可以是高K电介质。 RSD区域上和可选地在栅极上的杀菌剂降低了器件电阻。

公开(公告)号：US20050199977A1

公开(公告)日：2005-09-15

申请号：US11129325

申请日：2005-05-16

申请人： George Feng ,  Louis Hsu ,  Rajiv Joshi

发明人： George Feng ,  Louis Hsu ,  Rajiv Joshi

IPC分类号： H01L21/4763 ,  H01L21/768 ,  H01L23/522 ,  H01L29/00

CPC分类号： H01L21/7682 ,  H01L23/5222 ,  H01L2924/0002 ,  H01L2924/00

摘要： A method (and structure) that selectively forms a dielectric chamber on an electronic device by forming a dummy structure over a semiconductor substrate, depositing a dielectric layer over the dummy structure, forming an opening through the dielectric layer to the dummy structure, and removing the dummy structure to form the dielectric chamber.

公开(公告)号：US20050095837A1

公开(公告)日：2005-05-05

申请号：US10698483

申请日：2003-11-03

申请人： George Feng ,  Louis Hsu ,  Rajiv Joshi

发明人： George Feng ,  Louis Hsu ,  Rajiv Joshi

IPC分类号： H01L21/4763 ,  H01L21/768 ,  H01L23/522 ,  H01L29/00

CPC分类号： H01L21/7682 ,  H01L23/5222 ,  H01L2924/0002 ,  H01L2924/00

摘要： A method (and structure) that selectively forms a dielectric chamber on an electronic device by forming a dummy structure over a semiconductor substrate, depositing a dielectric layer over the dummy structure, forming an opening through the dielectric layer to the dummy structure, and removing the dummy structure to form the dielectric chamber.

摘要翻译： 一种通过在半导体衬底上形成虚设结构而在电子器件上选择性地形成电介质室的方法（和结构），在虚拟结构上沉积介电层，通过介电层形成通向虚拟结构的开口， 虚拟结构形成电介质室。

公开(公告)号：US20060014356A1

公开(公告)日：2006-01-19

申请号：US11205719

申请日：2005-08-17

申请人： Louis Hsu ,  Rajiv Joshi ,  Chun-Yung Sung

发明人： Louis Hsu ,  Rajiv Joshi ,  Chun-Yung Sung

IPC分类号： H01L21/8242 ,  H01L21/20

CPC分类号： H01G4/228 ,  H01G4/33 ,  H01L21/768 ,  H01L23/5223 ,  H01L28/60 ,  H01L2924/0002 ,  Y10S438/957 ,  H01L2924/00

摘要： A metal-insulator-metal (MIM) capacitor including a metal layer, an insulating layer formed on the metal layer, at least a first opening and at least a second opening formed in the first insultaing layer, a dielectric layer formed in the first opening, a conductive material deposited in the first and second openings, and a first metal plate formed over the first opening and a second metal plate formed over the second opening. A method for fabricating the MIM capacitor, includes forming the first metal layer, forming the insulating layer on the first metal layer, forming at least the first opening and at least the second opening in the first insultaing layer, depositing a mask over the second opening, forming the dielectric layer in the first opening, removing the mask, depositing the conductive material in the first and second openings, and depositing a second metal layer over the first and second openings. MIM capacitors and methods of fabricating same are described, wherein the MIM capacitors are formed simultaneously with the BEOL interconnect and large density MIM capacitors are fabricated at low cost.

摘要翻译： 一种金属绝缘体金属（MIM）电容器，包括金属层，形成在金属层上的绝缘层，至少第一开口和形成在第一绝缘层中的至少第二开口，形成在第一开口中的电介质层 沉积在第一和第二开口中的导电材料和形成在第一开口上的第一金属板和形成在第二开口上的第二金属板。 一种制造MIM电容器的方法，包括形成第一金属层，在第一金属层上形成绝缘层，至少在第一绝缘层中形成第一开口和至少第二开口，在第二开口上沉积掩模 在第一开口中形成电介质层，去除掩模，在第一和第二开口中沉积导电材料，并在第一和第二开口上沉积第二金属层。 描述MIM电容器及其制造方法，其中MIM电容器与BEOL互连同时形成，并且以低成本制造大密度MIM电容器。

公开(公告)号：US20050122801A1

公开(公告)日：2005-06-09

申请号：US11031138

申请日：2005-01-07

申请人： Louis Hsu ,  Gregory Fredeman ,  Rajiv Joshi ,  Toshiaki Kirihata

发明人： Louis Hsu ,  Gregory Fredeman ,  Rajiv Joshi ,  Toshiaki Kirihata

IPC分类号： G11C29/00 ,  G11C7/00

CPC分类号： G11C29/808

摘要： A row redundancy system is provided for replacing faulty wordlines of a memory array having a plurality of banks. The row redundancy system includes a remote fuse bay storing at least one faulty address corresponding to a faulty wordline of the memory array; a row fuse array for storing row fuse information corresponding to at least one bank of the memory array; and a copy logic module for copying at least one faulty address stored in the remote fuse bay into the row fuse array; wherein the copy logic module is programmed to copy the at least one faulty address into the row fuse information stored in the row fuse array corresponding to a predetermined number of banks in accordance with a selectable repair field size. Furthermore, a method is provided for replacing faulty wordlines of a memory array including the steps of: selecting a repair field size; storing at least one faulty address into a first memory; and copying the stored at least one faulty address from the first memory into a variable number of storage cells of a second memory, wherein each storage cell of said second memory corresponds to a respective bank of said plurality of banks; and wherein the variable number of storage cells is in accordance with the selected repair field size.

摘要翻译： 提供了一种用于替换具有多个存储体的存储器阵列的有缺陷的字线的行冗余系统。 行冗余系统包括存储与存储器阵列的故障字线相对应的至少一个故障地址的远程熔丝架; 用于存储对应于所述存储器阵列的至少一个组的行熔丝信息的行熔丝阵列; 以及复制逻辑模块，用于将存储在所述远程保险丝盒中的至少一个故障地址复制到所述行保险丝阵列中; 其中所述复制逻辑模块被编程为根据可选择的修复字段大小将所述至少一个故障地址复制到对应于预定数量的存储体的行熔丝阵列中的行熔丝信息。 此外，提供了一种用于替换存储器阵列的错误字线的方法，包括以下步骤：选择修复字段大小; 将至少一个故障地址存储到第一存储器中; 以及将存储的至少一个故障地址从第一存储器复制到第二存储器的可变数量的存储单元中，其中所述第二存储器的每个存储单元对应于所述多个存储体的相应存储体; 并且其中所述可变数量的存储单元符合所选择的修复字段大小。