Digital-to-analog converter and operation method thereof

    公开(公告)号:US12126350B2

    公开(公告)日:2024-10-22

    申请号:US17990737

    申请日:2022-11-21

    IPC分类号: H03M1/66 H03M1/06

    CPC分类号: H03M1/0604

    摘要: A digital-to-analog converter and an operation method thereof are provided. The digital-to-analog converter includes a current source module, a decoder, a change indicator, and a random number generator. The decoder is coupled to the current source module and receives a digital input signal. The change indicator is coupled to the decoder and provides an indication signal to the decoder. The random number generator is coupled to the change indicator and provides a random number signal to the change indicator. The change indicator generates an indication signal according to the random number signal, and the decoder generates a control signal to the current source module according to the digital input signal and the indication signal, so that the current source module generates an analog output signal corresponding to the digital input signal according to the control signal.

    COMMUNICATION SYSTEM BETWEEN DIES AND OPERATION METHOD THEREOF

    公开(公告)号:US20240152418A1

    公开(公告)日:2024-05-09

    申请号:US17982538

    申请日:2022-11-08

    IPC分类号: G06F11/07

    CPC分类号: G06F11/0772 G06F11/0754

    摘要: A communication system and an operation method thereof are provided. A transmitting device transmits a data unit to a receiving device through a data channel of a communication interface. The transmitting device calculates an original verification information unit of the data unit and synchronously transmits the original verification information unit to the receiving device through a verification information channel of the communication interface based on a transmission timing of the data unit in the data channel. After receiving a current data unit and before receiving a next data unit, the receiving device verifies whether the current data unit received from the data channel has errors in real time based on a current original verification information unit corresponding to the current data unit.

    Analog-to-digital converting device and method of offset calibration

    公开(公告)号:US11973511B2

    公开(公告)日:2024-04-30

    申请号:US17817636

    申请日:2022-08-04

    IPC分类号: H03M1/10 H03M1/06 H03M1/12

    摘要: An analog-to-digital converting device includes N-stage first analog-to-digital converters (ADCs), a second ADC, a first calibration circuit, a data recovery circuit and an output circuit. The N-stage first ADCs has a first sampling frequency that is (N+1)/N times of a second sampling frequency, and converts an input signal into first quantized outputs. The second ADC has the second sampling frequency, and converts the input signal into a second quantized output. The first calibration circuit calibrates offsets of the first quantized outputs and the second quantized output to generate third quantized outputs and a fourth quantized output. The data recovery circuit outputs, by the second sampling frequency, one of the third quantized outputs as a fifth quantized output, and subtracts the fifth quantized output from the fourth quantized output to generate output data. The output circuit generates an output signal according to the third quantized outputs and the output data.

    Electrostatic discharge protection device and method

    公开(公告)号:US11569220B2

    公开(公告)日:2023-01-31

    申请号:US16726829

    申请日:2019-12-25

    发明人: Wen-Tai Wang

    IPC分类号: H02H9/04 H01L27/02 H01L29/861

    摘要: An electrostatic discharge (ESD) protection device includes a first clamping circuit, a second clamping circuit, and a diode circuit. The first clamping circuit is coupled between a first power rail and a second power rail. The second clamping circuit is coupled between a third power rail and the second power rail. The diode circuit is configured to steer an ESD current from an input/output pad to at least one of the first clamping circuit or the third power rail. The first power rail receives a first voltage, the second power rail receives a second voltage, the third power rail receives a third voltage, the third voltage is higher than the first voltage, and the first voltage is higher than the second voltage.

    ANALOG TO DIGITAL CONVERTER DEVICE AND METHOD FOR CALIBRATING CLOCK SKEW

    公开(公告)号:US20220321135A1

    公开(公告)日:2022-10-06

    申请号:US17447812

    申请日:2021-09-15

    IPC分类号: H03M1/06 H03M1/08 H03M1/10

    摘要: An analog to digital converter (ADC) device includes ADC circuits, a calibration circuit and a skew adjusting circuit. The ADC circuits convert an input signal according to clock signals, to generate first quantized outputs. The calibration circuit calibrates the first quantized outputs to generate second quantized outputs. The skew adjusting circuit includes an estimating circuit and a feedback circuit. The estimating circuit analyzes the second quantized outputs to generate detection signals, wherein the detection signals are related to time difference information of the clock signals. The skew adjusting circuit outputs the detection signals as adjustment signals, wherein the adjustment signals are configured to reduce a clock skew of the ADC circuits. The feedback circuit analyzes the detection signals generated by the estimating circuit, to generate a feedback signal to the estimating circuit, wherein the estimating circuit is configured to adjust the detection signals according to the feedback signal.