Semiconductor device incorporating a substrate recess

    公开(公告)号:US12218202B2

    公开(公告)日:2025-02-04

    申请号:US17477004

    申请日:2021-09-16

    Abstract: A semiconductor device includes a substrate having an upper surface including a recess region, a semiconductor structure on the substrate, a portion of the semiconductor structure within the recess region, and a gate contact, a drain contact, and a source contact on the semiconductor structure. The recess region does not vertically overlap the drain contact or the source contact.

    Multilayer Printed Circuit Board with Filling Segment Structures

    公开(公告)号:US20250040030A1

    公开(公告)日:2025-01-30

    申请号:US18782438

    申请日:2024-07-24

    Inventor: Gérard Bouisse

    Abstract: Multilayer printed circuit boards are provided. In one example, a multilayer printed circuit board includes at least one metallization layer. The multilayer printed circuit board includes an insulating layer. The multilayer printed circuit board includes an insulating layer. The at least one metallization layer includes a plurality of filling segment structures such that the at least one metallization layer has a metal density of at least about 35%.

    Submounts with Stud Protrusions for Semiconductor Packages

    公开(公告)号:US20250038056A1

    公开(公告)日:2025-01-30

    申请号:US18419128

    申请日:2024-01-22

    Abstract: Semiconductor packages are provided. In one example, the semiconductor package includes a submount. The semiconductor package further includes a recess in the submount. The recess includes a bottom surface defining a recess plane. The recess further includes at least one stud protrusion extending from the recess plane. The semiconductor package further includes a semiconductor die on the at least one stud protrusion.

    Compact power module
    5.
    发明授权

    公开(公告)号:US12199071B2

    公开(公告)日:2025-01-14

    申请号:US18429629

    申请日:2024-02-01

    Abstract: A power module is provided with a substrate, power devices, and a housing. The power devices are mounted on device pads of the substrate and arranged to provide a power circuit having a first input, a second input, and at least one output. First and second power terminals provide first and second inputs for the power circuit. At least one output power terminal provides at least one output. The housing encompasses the substrate, the power devices, and portions of the first and second input power terminals as well as the at least one output power terminal. The first and second input power terminals extend out of a first side of the housing, and the at least one output power terminal extends out of a second side of the housing, the first side being opposite the second side.

    LOW REVERSE LEAKAGE CURRENT POWER SCHOTTKY DIODES HAVING REDUCED CURRENT CROWDING AT THE LOWER BLOCKING JUNCTION CORNERS

    公开(公告)号:US20240429323A1

    公开(公告)日:2024-12-26

    申请号:US18340418

    申请日:2023-06-23

    Abstract: A Schottky diode includes a semiconductor layer structure that is interposed between first and second contacts. The semiconductor layer structure comprises a current spreading layer having a first conductivity type, a drift region between the second contact and the current spreading layer, the drift region having the first conductivity type, and a first blocking junction having a second conductivity type that is opposite the first conductivity type, the first blocking junction extending downwardly from an upper surface of the semiconductor layer structure. The current spreading layer has a first conductivity type dopant concentration that is at least 1.5 times greater than a first conductivity type dopant concentration of the drift region and the current spreading layer vertically overlaps at least a portion of a lower half of the first blocking junction.

    FinFET power semiconductor devices

    公开(公告)号:US12176423B2

    公开(公告)日:2024-12-24

    申请号:US17108505

    申请日:2020-12-01

    Abstract: A power semiconductor device includes a semiconductor layer structure comprising a wide bandgap semiconductor material. The semiconductor layer structure includes a drift region of a first conductivity type and a plurality of fin structures protruding from the drift region. The fin structures comprise respective source regions of the first conductivity type and respective channel regions between the respective source regions and the drift region. Related devices and methods are also discussed.

    Semiconductor Package
    9.
    发明申请

    公开(公告)号:US20240421029A1

    公开(公告)日:2024-12-19

    申请号:US18336358

    申请日:2023-06-16

    Abstract: Semiconductor packages are provided. In one example, a semiconductor package includes a submount having a first surface and a second surface opposing the first surface. The semiconductor package includes at least one semiconductor die attached to the second surface of submount. The semiconductor package includes an insulating portion on the second surface of the submount and on the at least one semiconductor die. The insulating portion forms a first external surface of the semiconductor package. The semiconductor package includes at least one through-mold via extending from the first external surface through the insulating portion to at least one of the semiconductor die or the submount.

Patent Agency Ranking