中科微点-全球专利检索

  1. Login
  2. Sign Up

Search Results

10 records (took 0.014 seconds)

    PAGE FAULT MANAGEMENT TECHNOLOGIES
    7.
    发明申请
    PAGE FAULT MANAGEMENT TECHNOLOGIES 有权

    公开(公告)号：US20220197805A1

    公开(公告)日：2022-06-23

    申请号：US17479954

    申请日：2021-09-20

    Applicant: Intel Corporation

    Inventor： Shaopeng HE ,  Anjali Singhai JAIN ,  Patrick MALONEY ,  Yadong LI ,  Chih-Jen CHANG ,  Kun TIAN ,  Yan ZHAO ,  Rajesh M. SANKARAN ,  Ashok RAJ

    IPC: G06F12/0831 ,  G06F12/1009 ,  G06F9/455

    Abstract: Examples described herein relate to at least one processor and circuitry, when operational, to: in connection with a request from a device to copy data to a destination memory address: based on a page fault, copy the data to a backup page and after determination of a virtual-to-physical address translation, copy the data from the backup page to a destination page identified by the physical address. In some examples, the copy the data to a backup page is based on a page fault and an indication that a target buffer for the data is at or above a threshold level of fullness. In some examples, copying the data to a backup page includes: receive the physical address of the backup page from the device and copy data from the device to the backup page based on identification of the backup page.

    POOLING OF NETWORK PROCESSING RESOURCES
    8.
    发明申请
    POOLING OF NETWORK PROCESSING RESOURCES 有权

    公开(公告)号：US20210266253A1

    公开(公告)日：2021-08-26

    申请号：US17239329

    申请日：2021-04-23

    Applicant: Intel Corporation

    Inventor： Shaopeng HE ,  Haitao KANG ,  Cunming LIANG ,  Anjali Singhai JAIN ,  Parthasarathy SARANGAM ,  Yadong LI

    IPC: H04L12/721 ,  H04L12/741 ,  H04L12/707 ,  H04L12/803 ,  H04L29/06 ,  H04L12/46

    Abstract: Examples described herein relate to a switch configured to allocate packet processing resources, from a pool of packet processing resources, to multiple applications, wherein the pool of packet processing resources comprise configurable packet processing pipelines of one or more network devices and packet processing resources of one or more servers. In some examples, the configurable packet processing pipelines and the packet processing resources are to perform one or more of: network switch operations, microservice communications, and/or block storage operations. In some examples, the network switch operations comprise one or more of: application of at least one access control list (ACL), packet forwarding, packet routing, and/or Virtual Extensible LAN (VXLAN) or GENEVE termination. In some examples, the microservice communications comprise one or more of: packet routing between microservices and/or load balancing of utilized microservices.

    NETWORK DEVICE INTERMEDIARY FOR MEMORY ACCESS REQUESTS
    9.
    发明申请
    NETWORK DEVICE INTERMEDIARY FOR MEMORY ACCESS REQUESTS 有权

    公开(公告)号：US20210089236A1

    公开(公告)日：2021-03-25

    申请号：US17112235

    申请日：2020-12-04

    Applicant: Intel Corporation

    Inventor： Ziye YANG ,  Shaopeng HE ,  Changpeng LIU ,  Xiaodong LIU

    IPC: G06F3/06

    Abstract: Examples described herein relate to receiving memory access requests in a first number of connections from one or more front-end clients destined to a storage system and consolidating the memory access requests to a second number of connections between a network device and the storage system, wherein the second number is less than the first number. In some examples, consolidating the memory access requests includes combining read commands with other read commands destined to the storage system among connections of the first number of connections and combining write commands with other write commands destined to a same storage system among connections of the first number of connections. In some examples, consolidating the memory access requests includes performing protocol conversion to a format accepted by the storage system. In some examples, read or write commands are identified based on content of a header of a received packet, wherein the received packet includes a read or write command.

    INTERMEDIARY FOR STORAGE COMMAND TRANSFERS
    10.
    发明申请
    INTERMEDIARY FOR STORAGE COMMAND TRANSFERS 审中-公开

    公开(公告)号：US20200319812A1

    公开(公告)日：2020-10-08

    申请号：US16909693

    申请日：2020-06-23

    Applicant: Intel Corporation

    Inventor： Shaopeng HE ,  Yadong LI ,  Ziye YANG ,  Changpeng LIU ,  Banghao YING ,  Robert O. SHARP

    IPC: G06F3/06

    Abstract: Examples described herein relate to accessing an initiator as a Non-Volatile Memory Express (NMVe) device. In some examples, the initiator is configured with an address space, configured in kernel or user space, for access by a virtualized execution environment. In some examples, the initiator to copy one or more storage access commands from the virtualized execution environment into a queue for access by a remote direct memory access (RDMA) compatible network interface. In some examples, the network interface to provide Non-Volatile Memory Express over Fabrics (NVMe-oF) compatible commands based on the one or more storage access commands to a target storage device. In some examples, the initiator is created as a mediated device in kernel space or user space of a host system. In some examples, configuration of a physical storage pool address of the target storage device for access by the virtualized execution environment occurs by receipt of the physical storage pool address in a configuration command. In some examples, configuration of the target storage device for access by the virtualized execution environment occurs by receipt of a storage pool internal NVMe Qualified Name in the configuration command.

Patent Agency Ranking