中科微点-全球专利检索

  1. Login
  2. Sign Up

Search Results

232 records (took 0.029 seconds)

    Shield or ring surrounding semiconductor workpiece in plasma chamber
    91.
    发明授权
    Shield or ring surrounding semiconductor workpiece in plasma chamber 有权
    在等离子体室内围绕半导体工件的屏蔽或环

    公开(公告)号：US06689249B2

    公开(公告)日：2004-02-10

    申请号：US09947194

    申请日：2001-09-04

    Applicant: Kuang-Han Ke ,  Bryan Y. Pu ,  Hongching Shan ,  James Wang ,  Henry Fong ,  Zongyu Li ,  Michael D. Welch

    Inventor： Kuang-Han Ke ,  Bryan Y. Pu ,  Hongching Shan ,  James Wang ,  Henry Fong ,  Zongyu Li ,  Michael D. Welch

    IPC: C23F108

    CPC classification number: H01L21/67126 ,  H01J37/32623 ,  H01J37/32633 ,  H01J37/3266 ,  H01L21/6831 ,  H01L21/6833 ,  H01L21/68721 ,  H01L21/68735 ,  H02N13/00 ,  Y10S156/915

    Abstract: A ring or collar surrounding a semiconductor workpiece in a plasma chamber. According to one aspect, the ring has an elevated collar portion having an inner surface oriented at an obtuse angle to the plane of the workpiece, this angle preferably being 135°. This angular orientation causes ions bombarding the inner surface of the elevated collar to scatter in a direction more parallel to the plane of the workpiece, thereby reducing erosion of any dielectric shield at the perimeter of the workpiece, and ameliorating spatial non-uniformity in the plasma process due to any excess ion density near such perimeter. In a second aspect, the workpiece is surrounded by a dielectric shield, and the shield is covered by a non-dielectric ring which protects the dielectric shield from reaction with, or erosion by, the process gases. In a third aspect, the dielectric shield is thin enough to couple substantial power from the cathode to the plasma, thereby improving spatial uniformity of the plasma process near the perimeter of the workpiece. In a fourth aspect, azimuthal non-uniformities in process performance can be ameliorated by corresponding azimuthal variations in the dimensions of the elevated collar and/or the dielectric shield surrounding the workpiece.

    Abstract translation: 围绕等离子体室中的半导体工件的环或环。 根据一个方面，所述环具有提升的套环部分，其内表面以与工件的平面成钝角定向，该角度优选为135°。 这种角度取向导致离子轰击提升的套环的内表面沿更平行于工件的平面的方向散射，从而减少工件周边处的任何介电屏蔽的侵蚀，并且改善等离子体中的空间不均匀性 由于这种周边附近的任何过量的离子密度而产生的过程。 在第二方面，工件被电介质屏蔽围绕，屏蔽被非介电环覆盖，该绝缘环保护介电屏蔽免受过程气体的反应或腐蚀。 在第三方面中，电介质屏蔽体足够薄以将来自阴极的实质功率耦合到等离子体，从而改善靠近工件周边的等离子体工艺的空间均匀性。 在第四方面，方法性能的方位不均匀性可以通过围绕工件的高架轴环和/或介电屏蔽的尺寸的相应的方位角变化来改善。

    Hierarchically elaborated phased-array antenna modules and faster beam steering method of operation
    92.
    发明授权
    Hierarchically elaborated phased-array antenna modules and faster beam steering method of operation 有权

    公开(公告)号：US10270507B2

    公开(公告)日：2019-04-23

    申请号：US15218022

    申请日：2016-07-23

    Applicant: James Wang ,  Chak Chie

    Inventor： James Wang ,  Chak Chie

    IPC: H01Q3/00 ,  H04B7/06 ,  H01Q3/34 ,  H01Q3/26 ,  H01Q21/00

    Abstract: A system substantially updates all the phase shifter values of a phased array antenna by using two “global writes” to update these parameters to all phased-array transformation circuits simultaneously via a serial bus. Antenna elements, each controlled by a phased-array transformation circuit, are individually configured to transform phase and gain according to a register array. The register array has a local register group and a central register group, the local registers physically placed close in proximity to RF chains which each correspond to an element of array antenna, whereby each set of local registers control an individual antenna element and a central register controlling overall beam steering function. Gain values are hierarchically distributed. The apparatus is configured to efficiently elaborate phase shift weights into a submodule of a phase array antenna system with low noise and bandwidth.

    Hierarchical Phase Shift Apparatus for Array Antenna Weight Look Ahead, Elaboration, and Beam-splitting Methods
    93.
    发明申请
    Hierarchical Phase Shift Apparatus for Array Antenna Weight Look Ahead, Elaboration, and Beam-splitting Methods 审中-公开

    公开(公告)号：US20180269574A1

    公开(公告)日：2018-09-20

    申请号：US15984885

    申请日：2018-05-21

    Applicant: James Wang

    Inventor： James Wang

    IPC: H01Q3/26 ,  G01S3/14

    CPC classification number: H01Q3/2605 ,  G01S3/14

    Abstract: An array antenna system consists of layered construct of subarrays. Each beam pointing angle requires an antenna weight vector (AWV). A circuit tracks the changing orientation of a beam within a much larger virtual array of antenna weights. A row or column of a local RAM may be determined to be least likely to be read next and is overwritten with antenna weights more likely to be read next. An address translation circuit represents the RAM as a barrel. An adaptively adjusted antenna weight method optimizes received signal power. A beam splitting method provides a mirror beam pointing direction by wrapping around a look ahead table of antenna weight vectors when an antenna is itself gyrating or when a remote transceiver is anticipated to transit the horizon.

    Non-blocking memory management unit
    94.
    发明授权
    Non-blocking memory management unit 有权

    公开(公告)号：US09652560B1

    公开(公告)日：2017-05-16

    申请号：US13314005

    申请日：2011-12-07

    Applicant: James Wang ,  Robert A. Drebin ,  Patrick Y. Law

    Inventor： James Wang ,  Robert A. Drebin ,  Patrick Y. Law

    IPC: G09G5/39 ,  G06F17/30

    CPC classification number: G06F17/30994 ,  G06F12/08 ,  G06F12/0893 ,  G06F12/1027 ,  G06F13/1668 ,  G06F2212/1016

    Abstract: Techniques are disclosed relating to handling page faults created by a processor unit. In some embodiments, such techniques may be used within the context of graphics processor units (GPUs) to reduce the chances that a page fault will result in a GPU-pipeline stall. In one embodiment, a processor includes a graphics processor pipeline and a memory management unit. The graphics processor pipeline includes a plurality of pipeline stages. The memory management unit is configured to determine that a first data request from a first of the plurality of pipeline stages causes a page fault, and to service requests from one or more others of the plurality of pipeline stages while the page fault is being serviced.

    Antenna unit
    95.
    发明授权
    Antenna unit 有权
    天线单元

    公开(公告)号：US09252499B2

    公开(公告)日：2016-02-02

    申请号：US12977353

    申请日：2010-12-23

    Applicant: Ho-Chung Chen ,  James Wang

    Inventor： Ho-Chung Chen ,  James Wang

    IPC: H01Q1/38 ,  H01Q13/12 ,  H01Q1/42 ,  H01Q13/00 ,  H01Q21/06 ,  H01Q9/04 ,  H01Q19/00

    CPC classification number: H01Q21/065 ,  H01Q9/0457 ,  H01Q13/00 ,  H01Q19/00 ,  H01Q21/064

    Abstract: An antenna unit is provided. The antenna unit includes a first substrate, a first conductive layer, a second conductive layer, a first planar conductive ring and a feed conductor. The first substrate includes a first surface and a second surface, wherein the first surface is opposite to the second surface. The first conductive layer is disposed on the first surface. The second conductive layer is disposed on the second surface, wherein a main opening surrounded by a plurality of first conductive vias electrically connecting the first and the second conductive surface is formed on the second conductive layer, and the main opening defines a radiation cavity and center frequency. The first planar conductive ring surrounds the radiation cavity. The feed conductor feeds a wireless signal to the antenna unit. Both the first planar conductive ring and the feed conductor are placed between the first conductor layer and the second conductor layer.

    Abstract translation: 提供天线单元。 天线单元包括第一基板，第一导电层，第二导电层，第一平面导电环和馈电导体。 第一基板包括第一表面和第二表面，其中第一表面与第二表面相对。 第一导电层设置在第一表面上。 第二导电层设置在第二表面上，其中由第一导电表面和第二导电表面电连接的多个第一导电通孔围绕的主开口形成在第二导电层上，并且主开口限定辐射腔和中心 频率。 第一平面导电环围绕辐射腔。 馈电导体将无线信号馈送到天线单元。 第一平面导电环和馈电导体都放置在第一导体层和第二导体层之间。

    Convertiplane
    96.
    发明授权
    Convertiplane 有权
    转角飞机

    公开(公告)号：US08991741B2

    公开(公告)日：2015-03-31

    申请号：US13560142

    申请日：2012-07-27

    Applicant: James Wang

    Inventor： James Wang

    IPC: B64C29/00 ,  B64C11/00 ,  B64C3/54 ,  B64C3/56

    CPC classification number: B64C11/001 ,  B64C3/54 ,  B64C3/56 ,  B64C29/0033 ,  Y02T50/14

    Abstract: There is described a convertiplane comprising: a pair of semi-wings; at least two rotors which may rotate about relative first axes and tilt about relative second axes together with first axis with respect to semi-wings between a helicopter mode and an aeroplane mode; first axis being, in use, transversal to a longitudinal direction of convertiplane in helicopter mode, and being, in use, substantially parallel to longitudinal direction in aeroplane mode; convertiplane further comprises at least two through openings within which said rotor may tilt, when said convertiplane moves, in use, between said helicopter and said aeroplane mode.

    Abstract translation: 描述了一种转换飞机，包括：一对半翼; 至少两个转子，其可围绕相对的第一轴线旋转，并且围绕相对第二轴线相对于直升机模式和飞行器模式之间的半翼部的第一轴线倾斜; 在使用中，第一轴在直升机模式下横向于转向平面的纵向方向，并且在使用中在飞行模式下基本上平行于纵向方向; 转换平面还包括至少两个通过开口，当所述转换平面在使用中在所述直升机和所述飞行器模式之间移动时，所述转子可在所述至少两个通孔内倾斜。

    SYSTEM CACHE WITH CACHE HINT CONTROL
    98.
    发明申请
    SYSTEM CACHE WITH CACHE HINT CONTROL 有权
    系统缓存与缓存控制

    公开(公告)号：US20140075125A1

    公开(公告)日：2014-03-13

    申请号：US13610829

    申请日：2012-09-11

    Applicant: Sukalpa Biswas ,  Shinye Shiu ,  James Wang

    Inventor： Sukalpa Biswas ,  Shinye Shiu ,  James Wang

    IPC: G06F12/08

    CPC classification number: G06F12/08 ,  G06F12/0815 ,  G06F12/0888 ,  G06F12/126 ,  Y02D10/13

    Abstract: Methods and apparatuses for utilizing a cache hint mechanism in which a requesting agent can provide hints as to how data corresponding to a request should be cached in a system cache within a memory controller. The way the system cache responds to received requests is determined by the cache hint provided by the originating requesting agent. When a request is accompanied by a de-allocate cache hint, the system cache causes a cache line hit by the request to be de-allocated. For a request with a do not allocate cache hint, the system cache does not allocate a cache line if the request misses in the system cache, and the system cache maintains a given cache line in its current state if the requests hits the given cache line.

    Abstract translation: 用于使用缓存提示机制的方法和装置，其中请求代理可以提供关于如何将数据对应于请求的提示缓存在存储器控制器内的系统高速缓存中。 系统缓存对接收到的请求的响应方式由发起请求代理提供的高速缓存提示来确定。 当请求伴随着取消分配缓存提示时，系统缓存使得请求被命中的高速缓存行被取消分配。 对于不分配缓存提示的请求，如果系统缓存中的请求丢失，则系统缓存不分配高速缓存行，并且如果请求命中给定的高速缓存行，则系统缓存将给定的高速缓存行维持在当前状态 。

    SYSTEM CACHE WITH QUOTA-BASED CONTROL
    99.
    发明申请
    SYSTEM CACHE WITH QUOTA-BASED CONTROL 有权
    基于QUOTA的控制系统缓存

    公开(公告)号：US20140075118A1

    公开(公告)日：2014-03-13

    申请号：US13610642

    申请日：2012-09-11

    Applicant: Sukalpa Biswas ,  Shinye Shiu ,  James Wang

    Inventor： Sukalpa Biswas ,  Shinye Shiu ,  James Wang

    IPC: G06F12/08

    CPC classification number: G06F12/08 ,  G06F12/0831 ,  G06F12/0871 ,  G06F12/123 ,  G06F12/126 ,  G06F2212/6042 ,  Y02D10/13

    Abstract: Methods and apparatuses for implementing a system cache with quota-based control. Quotas may be assigned on a group ID basis to each group ID that is assigned to use the system cache. The quota does not reserve space in the system cache, but rather the quota may be used within any way within the system cache. The quota may prevent a given group ID from consuming more than a desired amount of the system cache. Once a group ID's quota has been reached, no additional allocation will be permitted for that group ID. The total amount of allocated quota for all group IDs can exceed the size of system cache, such that the system cache can be oversubscribed. The sticky state can be used to prioritize data retention within the system cache when oversubscription is being used.

    Abstract translation: 实现基于配额控制的系统缓存的方法和装置。 可以根据分配给使用系统高速缓存的每个组ID将组ID分配给配额。 配额不会在系统缓存中保留空间，而是可以以任何方式在系统缓存中使用配额。 配额可能会阻止给定组ID消耗超过所需数量的系统高速缓存。 达到组ID的配额后，不会对该组ID进行额外的分配。 所有组ID的分配配额的总量可能超过系统缓存的大小，从而可以超额订阅系统缓存。 当使用超额认购时，粘性状态可用于优先考虑系统缓存内的数据保留。

Patent Agency Ranking