Individually tunable quantum dots in all-van der waals heterostructures

    公开(公告)号:US11839167B2

    公开(公告)日:2023-12-05

    申请号:US17134953

    申请日:2020-12-28

    IPC分类号: H01L49/00 G06N10/00 H10N99/00

    CPC分类号: H10N99/05 G06N10/00 H10N99/03

    摘要: Apparatus, methods, and systems are disclosed for robust scalable topological quantum computing. Quantum dots are fabricated as van der Waals heterostructures, supporting localized topological phases and non-Abelian anyons (quasiparticles). Large bandgaps provide noise immunity. Three-dot structures include an intermediate quantum dot between two computational quantum dots. With the intermediate quantum dot in an OFF state, quasiparticles at the computational quantum dots can be isolated, with long lifetimes. Alternatively, the intermediate quantum dot can be controlled to decrease the quasiparticle tunneling barrier, enabling fast computing operations. A computationally universal suite of operations includes quasiparticle initialization, braiding, fusion, and readout of fused quasiparticle states, with, optionally, transport or tunable interactions—all topologically protected. Robust qubits can be operated without error correction. Quasilinear arrays of quantum dots or qubits can be scaled arbitrarily, up to resource limits, and large-scale topological quantum computers can be realized. Extensive two-dimensional arrays can also be used.

    APPARATUS AND METHOD FOR SCALABLE QUBIT ADDRESSING

    公开(公告)号:US20230385669A1

    公开(公告)日:2023-11-30

    申请号:US18231917

    申请日:2023-08-09

    申请人: Intel Corporation

    发明人: Xiang ZOU

    IPC分类号: G06N10/00 G06F15/16 G06F9/30

    摘要: An apparatus and method for scalable qubit addressing. For example, one embodiment of a processor comprises: a decoder comprising quantum instruction decode circuitry to decode quantum instructions to generate quantum microoperations (uops) and non-quantum decode circuitry to decode non-quantum instructions to generate non-quantum uops; execution circuitry comprising: an address generation unit (AGU) to generate a system memory address responsive to execution of one or more of the non-quantum uops; and quantum index generation circuitry to generate quantum index values responsive to execution of one or more of the quantum uops, each quantum index value uniquely identifying a quantum bit (qubit) in a quantum processor; wherein to generate a first quantum index value for a first quantum uop, the quantum index generation circuitry is to read the first quantum index value from a first architectural register identified by the first quantum uop.

    SUPERCONDUCTING COMPLEX QUANTUM COMPUTING CIRCUIT

    公开(公告)号:US20230380303A1

    公开(公告)日:2023-11-23

    申请号:US18224685

    申请日:2023-07-21

    摘要: A superconducting complex quantum computing circuit includes a circuit substrate in which a wiring pattern of a circuit element including quantum bits and measurement electrodes, and ground patterns are formed, and through-electrodes connecting the ground pattern formed on a first surface of the substrate surface and the ground pattern formed on a second surface; a first ground electrode including a first contact portion in contact with the ground patterns, and a first non-contact portion having a shape corresponding to a shape of the wiring pattern; a second ground electrode including a second contact portion in contact with the ground pattern; a control signal line provided with a contact spring pin at a tip; and a pressing member that presses the first ground electrode against the first surface of the circuit substrate or presses the second ground electrode against the second surface of the circuit substrate.

    MEASUREMENT SEQUENCE DETERMINATION FOR QUANTUM COMPUTING DEVICE

    公开(公告)号:US20230376353A1

    公开(公告)日:2023-11-23

    申请号:US18364182

    申请日:2023-08-02

    IPC分类号: G06F9/50 G06N10/00

    CPC分类号: G06F9/5027 G06N10/00

    摘要: A computing system is provided, including a processor configured to identify a plurality of measurement sequences that implement a logic gate. Each measurement sequence may include a plurality of measurements of a quantum state of a topological quantum computing device. The processor may be further configured to determine a respective estimated total resource cost of each measurement sequence of the plurality of measurement sequences. The processor may be further configured to determine a first measurement sequence that has a lowest estimated total resource cost of the plurality of measurement sequences. The topological quantum computing device may be configured to implement the logic gate by applying the first measurement sequence to the quantum state.

    Parametric amplifier having a quantum capacitance device

    公开(公告)号:US11824505B2

    公开(公告)日:2023-11-21

    申请号:US17114863

    申请日:2020-12-08

    发明人: David J. Reilly

    IPC分类号: G06N10/00 H03F7/04

    CPC分类号: H03F7/04 G06N10/00

    摘要: Systems and methods related to a parametric amplifier including a quantum capacitor are described. In one example, a parametric amplifier comprising an input terminal for receiving a qubit signal is provided. The parametric amplifier further includes a pump terminal for receiving a pump signal. The parametric amplifier further comprises an amplifier, including a plurality of quantum capacitance devices configured to operate in a cryogenic environment, configured to amplify the qubit signal by mixing the qubit signal with the pump signal to generate an amplified signal. The parametric amplifier further includes an output terminal for providing the amplified signal.

    Accelerated pattern matching method on a quantum computing system

    公开(公告)号:US11823010B2

    公开(公告)日:2023-11-21

    申请号:US17313671

    申请日:2021-05-06

    IPC分类号: G06N10/00 G06F9/30

    摘要: A method of determining a pattern in a sequence of bits using a quantum computing system includes setting a first register of a quantum processor in a superposition of a plurality of string index states, encoding a bit string in a second register of the quantum processor, encoding a bit pattern in a third register of the quantum processor, circularly shifting qubits of the second register conditioned on the first register, amplifying an amplitude of a state combined with the first register in which the circularly shifted qubits of the second register matches qubits of the third register, measuring an amplitude of the first register and determining a string index state of the plurality of string index states associated with the amplified state, and outputting, by use of a classical computer, a string index associated with the first register in the measured state.

    Hamiltonian simulation in the interaction picture

    公开(公告)号:US11809959B2

    公开(公告)日:2023-11-07

    申请号:US16383365

    申请日:2019-04-12

    摘要: In this disclosure, quantum algorithms are presented for simulating Hamiltonian time-evolution e−i(A+B)t in the interaction picture of quantum mechanics on a quantum computer. The interaction picture is a known analytical tool for separating dynamical effects due to trivial free-evolution A from those due to interactions B. This is especially useful when the energy-scale of the trivial component is dominant, but of little interest. Whereas state-of-art simulation algorithms scale with the energy ∥A+B∥≤∥A∥+∥B∥ of the full Hamiltonian, embodiments of the disclosed approach generally scale linearly with the sum of the Hamiltonian coefficients from the low-energy component B and poly-logarithmically with those from A.