-
公开(公告)号:US4080574A
公开(公告)日:1978-03-21
申请号:US688945
申请日:1976-05-24
IPC分类号: G01F1/66 , G01P5/24 , G01R19/165 , H03K5/1536 , H03K5/18
CPC分类号: G01P5/247 , G01F1/667 , G01R19/1658 , H03K5/1536 , G01N2291/02836
摘要: Apparatus for providing an accurate time reference upon a pulse of high frequency electrical signal oscillations comprises a zero crossover detector which includes an amplitude threshold detector, which signals the next positive going zero-crossover of the signal after the threshold detector has operated. An integrating amplifier provides a measure of the integrated pulse amplitude which indicates whether or not the pulse was of adequate amplitude correctly to operate the zero crossover detector.
摘要翻译: 用于在高频电信号振荡的脉冲上提供精确的时间基准的装置包括零交叉检测器,其包括幅度阈值检测器,其在阈值检测器已经操作之后发出信号的下一个正向过零信号。 积分放大器提供积分脉冲幅度的量度,其指示脉冲是否具有足够的幅度以正确地操作零交越检测器。
-
公开(公告)号:US4039861A
公开(公告)日:1977-08-02
申请号:US656677
申请日:1976-02-09
IPC分类号: G11C11/41 , G11C7/06 , G11C11/404 , G11C11/409 , G11C11/4091 , H03F3/45 , H03K3/356 , H03K5/20 , G11C11/40 , H03K3/353 , H03K5/18
CPC分类号: H03K3/356078 , G11C11/404 , G11C11/4091 , G11C7/065 , H03K3/356095
摘要: Sense amplifiers employing charge-transfer techniques and cross-coupled devices for use with memory cell arrays or as comparators, polarity sensors and differential amplifiers are described which include a unique preamplifier circuit having cross-coupled actuable devices and which provides a cross-coupled charge-transfer feature. The sense amplifier also includes actuable devices which provide further amplification. The preamplifier circuit includes two precharge actuable devices which have their gate electrode connected to the phase 1 line and which have their source electrode connected through separate capacitors to the phase 2 line. The terminals of the two preamplifier charge-transfer devices which are cross-coupled are also connected at the aforesaid circuit nodes and to the bit/sense lines and to the further amplification devices. The disclosure describes two embodiments of a preamplifier circuit, each of which is shown in combination with a plurality of different further amplification circuits.
-
公开(公告)号:US4039814A
公开(公告)日:1977-08-02
申请号:US697559
申请日:1976-06-18
CPC分类号: G01R31/31932
摘要: An apparatus is provided for analyzing output signals of digital devices. The apparatus comprises a plurality of comparison registers which evaluate the digital output signals, each comparison register including rotary switches for decoding the output signals under analysis. Programming switches permit to generate a function signal through at least one output channel provided in each comparison register when the output signals and the decoded value of said register are in a predetermined relationship. The operations of all comparison registers are selectively controlled by means of a logic circuit. As a result, a function signal is issued by the comparison register through a given channel in accordance with a predetermined program set by the switches and under the control of the logic circuit means, whenever a predetermined relationship exists between the output signals from the digital device under analysis and the value decoded on the comparison register.
-
公开(公告)号:US3991376A
公开(公告)日:1976-11-09
申请号:US568438
申请日:1975-04-16
申请人: William M. Stevens
发明人: William M. Stevens
CPC分类号: H03K5/22
摘要: A pulse height analyzer determining, by about the end of an input pulse, whether the pulse's magnitude falls within a preselected range. Two comparators, which establish the preselected range, couple to a coincidence means, such as a D-type flip-flop. The coincidence means provides one indication when the pulse falls within the selected range and another indication when the pulse exceeds the upper limit. Output means, typically one or more flip-flops, may then operate upon these indications to provide, as usual, one output pulse for each input pulse falling within the range. The circuit obviates the need for R-C delaying components and results in greater resolution between close pulses, quicker response times, and less sensitivity to the particular value of the components used. The timing for the output means may derive either from an external clock or from the effect of the input pulse itself upon the comparators.
摘要翻译: 脉冲高度分析器确定大约输入脉冲的末端,脉冲的幅度是否在预选范围内。 建立预选范围的两个比较器耦合到巧合手段,例如D型触发器。 当脉冲落在所选择的范围内时,符合装置提供一个指示,当脉冲超过上限时提供另一个指示。 通常,一个或多个触发器的输出装置可以根据这些指示进行操作,以提供落在该范围内的每个输入脉冲的一个输出脉冲。 该电路消除了对R-C延迟元件的需求,并导致关闭脉冲之间更高的分辨率,更快的响应时间以及对所使用组件的特定值的较小灵敏度。 输出装置的定时可以从外部时钟或者输入脉冲本身对比较器的影响。
-
公开(公告)号:US3955096A
公开(公告)日:1976-05-04
申请号:US588643
申请日:1975-06-19
申请人: Mark Edwin Faulhaber
发明人: Mark Edwin Faulhaber
摘要: An electrical signal ratioing circuit for a source delivering an electric analog pulse signal sequence having compensating means for removing the effects of background influences, such as amplifier signal offsets and extraneous illumination, and integrating means eliminating the effect of line voltage variations and changes in optical and electrical system gains on the ratios so produced.
摘要翻译: 一种用于传送具有用于去除背景影响的影响的补偿装置的电模拟脉冲信号序列的电信号比率电路,例如放大器信号偏移和外部照明,以及消除线路电压变化和光学和 电气系统的收益比例如此产生。
-
公开(公告)号:US3939333A
公开(公告)日:1976-02-17
申请号:US495949
申请日:1974-08-09
申请人: Eugene Elwin Keech
发明人: Eugene Elwin Keech
CPC分类号: G06F11/0772
摘要: The method of storing, without interruption, digital signals having asynchronous transitions and reproducing these digital signals upon an expanded time scale after the occurrence of a fault.The apparatus comprises an input counter, an output counter, an adder operated to subtract, and a latched gate by which the adder stops the output counter when the outputs of the two counters are equivalent. The least-significant-bit of the output counter comprises the output signal, which is stored in a register. A second register simultaneously stores an output from the adder which signifies that more than one pulse is stored in the input counter. After occurrence of a fault the data in the two registers are combined in a modulator for display on an oscilloscope. A complete unit typically includes several channels for simultaneous display; each channel including the apparatus described above.
摘要翻译: 在不中断的情况下存储具有异步转换的数字信号并且在发生故障之后在扩展的时间尺度上再现这些数字信号的方法。
-
公开(公告)号:US3910322A
公开(公告)日:1975-10-07
申请号:US28345272
申请日:1972-08-24
IPC分类号: H04M11/06 , G01R31/319 , G06F11/22 , G06F11/273 , H04L1/00 , H04L1/24 , H04L25/04 , H04L29/14 , H04M11/00 , G08C25/02 , H03K5/18 , H03K13/32
CPC分类号: G06F11/2294 , G01R31/31915 , H04L1/24 , H04L1/242
摘要: A test facility which utilizes a digital computer to control and analyze the results of tests on equipment which is remotely positioned from the computer is disclosed. The equipment to be tested is interfaced with a simple portable test set which is positioned at the equipment to be tested. The computer and the portable data set are interfaced with a conventional telephone network. Digital data words specifying the test to be performed are transferred from the computer to the portable test set via the telephone network. Digital data words indicative of the responses of the equipment being tested are transferred from the portable test set to the computer. These data words are analyzed by the computer to determine the operability of the equipment. Signals indicative of the condition of the equipment are sent from the computer system to the remote facility. All the data transmitted via the telephone network is checked for accuracy by retransmitting the data to the point of origin and comparing it, bit by bit, to the data as transmitted. Any data found to contain errors is retransmitted.
摘要翻译: 公开了一种使用数字计算机来控制和分析从计算机远程定位的设备上的测试结果的测试设备。 要测试的设备与一个简单的便携式测试仪相连接,该测试仪定位在待测设备上。 计算机和便携式数据集与常规电话网络接口。 指定要执行的测试的数字数据字通过电话网从计算机传送到便携式测试仪。 指示正在测试的设备的响应的数字数据字从便携式测试仪转移到计算机。 这些数据字由计算机分析以确定设备的可操作性。 指示设备状态的信号从计算机系统发送到远程设备。 通过将数据重新发送到原点,并逐比例地将其与发送的数据进行比较,检查通过电话网络发送的所有数据。 发现任何包含错误的数据被重新发送。
-
公开(公告)号:US3895349A
公开(公告)日:1975-07-15
申请号:US46490774
申请日:1974-04-29
申请人: MARCONI CO LTD
IPC分类号: G01R31/3185 , G06F7/58 , G06F11/277 , H03K3/84 , H04L1/24 , H04L25/04 , H03K5/18 , H04B3/46
CPC分类号: H04L1/242 , G01R31/318385 , G01R31/31853 , G06F7/584 , G06F11/277 , G06F2207/581 , G06F2207/583 , H03K3/84
摘要: The invention relates to a pseudo-random binary sequence error counter. The error counter includes a multi-stage shift register and a logic gating circuit for comparing the signals at the outputs of predetermined stages of the shift register. The output of the first logic gating means, which during normal operation corresponds to the correct binary sequence, is compared in a second logic gating means with the incoming sequence and errors in the incoming sequence are detected and counted. Errors in the incoming signal are corrected in a further logic gating means whose output is fed into a serial input terminal of the shift register.
摘要翻译: 本发明涉及一种伪随机二进制序列错误计数器。 误差计数器包括多级移位寄存器和用于比较移位寄存器的预定级的输出处的信号的逻辑选通电路。 在正常操作期间对应于正确的二进制序列的第一逻辑门控装置的输出在第二逻辑门控装置中与输入序列进行比较,并且检测和计数进入序列中的错误。 输入信号中的错误在进一步的逻辑门控装置中被校正,其输出被馈送到移位寄存器的串行输入端子。
-
公开(公告)号:US3891865A
公开(公告)日:1975-06-24
申请号:US41590073
申请日:1973-11-14
申请人: US NAVY
CPC分类号: G08B13/1663
摘要: A low-current detection device responsive to both audio and seismic input signals received over predetermined periods of time at preselected amplitude levels. At the end of the predetermined time periods a tone code generator combines the audio input signal with identifying tone codes. The combined audio signal and identifying tones are passed to a transmitter whose output is enabled for a predetermined period of time. A switch is provided to selectively power the transmitter for night operation only.
摘要翻译: 一种低电流检测装置,其响应于预定振幅电平在预定时间段内接收的音频和地震输入信号。 在预定时间段结束时,音码发生器将音频输入信号与识别音码相结合。 组合的音频信号和识别音被传送到其输出在预定时间段内被使能的发射机。 提供开关以选择性地为发射机供电以进行夜间操作。
-
公开(公告)号:US3885168A
公开(公告)日:1975-05-20
申请号:US42756773
申请日:1973-12-26
申请人: SONY CORP
发明人: MATSUZAKI ATSUSHI
IPC分类号: G11B15/43 , G01R19/04 , G11B15/44 , G11B15/46 , G11B15/48 , G11B15/54 , H03D1/00 , H03D1/10 , H03D3/00 , H03D3/04 , H03K11/00 , H03K5/18 , H03K5/20
摘要: A first rectifying circuit has a relatively low time constant output circuit. A pulsating input voltage therefore produces an output voltage that also includes pulsations of the same periodicity. The output voltage varies in amplitude during each cycle from a peak value to a lower value. A second rectifying circuit with a larger time constant is energized by an attenuated replica of the pulsating input voltage and controls the circuit output voltage. If, due to changes in the rate or amplitude of the pulsations in the input voltage, the output voltage of the first rectifying circuit, drops below the normally lower output voltage of the second rectifying circuit, a unidirectionally conductive device transfers charge from the larger time constant circuit to the lower time constant circuit to allow the circuit output voltage to shift quickly to a lower value.
摘要翻译: 第一整流电路具有相对低的时间常数输出电路。 因此,脉动输入电压产生也包括相同周期性的脉动的输出电压。 在每个周期中,输出电压的幅度从峰值变化到较低值。 具有较大时间常数的第二整流电路由脉冲输入电压的衰减副本激励,并控制电路输出电压。 如果由于输入电压中的脉动的速率或振幅的变化,第一整流电路的输出电压下降到第二整流电路的正常较低的输出电压以下,则单向传导器件从较大的时间 恒定电路到较低的时间常数电路,以允许电路输出电压快速移动到较低的值。
-
-
-
-
-
-
-
-
-