Thin film transistor having a semiconductor layer comprising a plurality of semiconductor branches

    公开(公告)号:US12230683B2

    公开(公告)日:2025-02-18

    申请号:US17755380

    申请日:2021-05-19

    Abstract: The present disclosure provides a thin film transistor, a GOA circuit and an array substrate, the thin film transistor including a source electrode, including a source electrode wiring and a plurality of source electrode branches; a drain electrode, including a drain electrode wiring and a plurality of drain electrode branches; a gate; a semiconductor layer including a plurality of semiconductor branches; a plurality of source electrode branches. The plurality of drain electrode branches are in contact with the plurality of semiconductor branches and are divided into a plurality of cells; the source electrode wiring and the drain electrode wiring are arranged in a parallel and spaced apart, and the number m of one of the source electrode wiring and the drain electrode wiring is an integer greater than or equal to 2, and the number n of the other is an integer greater than or equal to 1.

    Array substrate, flat panel detector, and method for manufacturing array substrate

    公开(公告)号:US12068355B2

    公开(公告)日:2024-08-20

    申请号:US17410677

    申请日:2021-08-24

    CPC classification number: H01L27/14643 H01L27/1214 H01L27/14689

    Abstract: An array substrate includes a substrate, the array substrate includes a display region and a detection region. And the detection region includes a thin film transistor located on the substrate and a photodiode located on one side of the thin film transistor away from the substrate, and the array substrate further includes a first inorganic protective layer, an organic protective layer and a second inorganic protective layer located between the thin film transistor and the photodiode. And the first inorganic protective layer, the organic protective layer and the second inorganic protective layer are stacked in sequence in a direction away from the substrate, and an orthographic projection of the photodiode on the substrate is within the range of the orthographic projection of the organic protective layer on the substrate.

    Display Panel
    24.
    发明公开
    Display Panel 审中-公开

    公开(公告)号:US20240272497A1

    公开(公告)日:2024-08-15

    申请号:US18005421

    申请日:2022-03-30

    CPC classification number: G02F1/136286 G02F1/133308 G02F1/13439

    Abstract: At least one embodiment of the present disclosure provides a display panel, and the display panel includes: a first substrate and a second substrate oppositely combined with each other, the first substrate includes a base substrate, and a gate line, a first electrode, a first interlayer insulating layer, and second electrode on the base substrate; the first interlayer insulating layer includes a first via hole penetrating through the first interlayer insulating layer, the second electrode is electrically connected to the first electrode the first via hole, first support structure is provided in a region corresponding to the first via hole and on a side of the second electrode away from the base substrate; at least a part of the first support structure is located in the first via hole, an orthographic projection of the first via hole overlaps with an orthographic projection of the gate line on the base substrate.

    DISPLAY BASE PLATE AND METHOD FOR MANUFACTURING THE SAME, AND DISPLAY PANEL

    公开(公告)号:US20230329037A1

    公开(公告)日:2023-10-12

    申请号:US18022924

    申请日:2022-03-04

    CPC classification number: H10K59/1213 H10K59/131 H10K59/1201 H10K59/1216

    Abstract: A display base plate, a preparation method therefor and a display panel are provided in the present disclosure. The display panel can greatly improve resolution while ensuring low power consumption. The display base plate includes a plurality of sub-pixels. Each of the plurality of sub-pixels includes a storage capacitor, a polysilicon transistor and at least one oxide transistor. The storage capacitor includes a first electrode and a second electrode oppositely arranged, and first electrode is arranged at a side of the second electrode away from the substrate. The second electrode is arranged in the same layer as a gate electrode of the polysilicon transistor. The at least one oxide transistor is arranged on a side of the first electrode away from the substrate, and the first electrode at least partially overlaps with an active layer of the at least one oxide transistor in a direction perpendicular to the substrate.

    Thin Film Transistor and Manufacturing Method Thereof, and Array Substrate and Electronic Device

    公开(公告)号:US20230015871A1

    公开(公告)日:2023-01-19

    申请号:US17780877

    申请日:2021-05-27

    Abstract: A thin film transistor, a manufacturing method thereof, an array substrate and an electronic device arc provided. The thin film transistor includes an active layer including multiple oxide layers which includes a channel layer, a transition layer and a first barrier layer, the channel layer is an layer with a highest carrier mobility, the channel layer is a crystalline or amorphous oxide layer, the transition layer is in direct contact with the channel layer, the first barrier layer is an outermost oxide layer, the first barrier layer and the transition layer are both crystalline oxide layers; a crystallization degree of the first barrier layer and a crystallization degree of the transition layer are greater than a crystallization degree of the channel layer, and a band gap of the first barrier layer and a band gap of the transition layer are larger than a band gap of the channel layer.

Patent Agency Ranking