Semiconductor device
    25.
    发明授权
    Semiconductor device 有权
    半导体器件

    公开(公告)号:US08536641B1

    公开(公告)日:2013-09-17

    申请号:US13597299

    申请日:2012-08-29

    IPC分类号: H01L29/66

    摘要: A semiconductor device includes a substrate comprising a semiconductor material. The substrate has a surface that defines a surface normal direction and includes a P-N junction comprising an interface between a first region and a second region, where the first (second) region includes a first (second) dopant type, so as to have a first (second) conductivity type. The substrate includes a termination extension region disposed adjacent to the P-N junction and having an effective concentration of the second dopant type that is generally the effective concentration of the second dopant type in the second doped region. The substrate includes an adjust region disposed adjacent to the surface and between the surface and at least part of the termination extension region, where the effective concentration of the second dopant type generally decreases when moving from the termination extension region into the adjust region along the surface normal direction.

    摘要翻译: 半导体器件包括包含半导体材料的衬底。 衬底具有限定表面法线方向的表面,并且包括PN结,其包括在第一区域和第二区域之间的界面,其中第一(第二)区域包括第一(第二)掺杂剂类型,以便具有第一 (第二)导电类型。 衬底包括邻近P-N结设置并且具有通常为第二掺杂区域中的第二掺杂剂类型的有效浓度的第二掺杂剂类型的有效浓度的终止延伸区域。 衬底包括与表面相邻并且在表面与终止延伸区域的至少一部分之间布置的调节区域,其中当从端接延伸区域沿着表面移动到调节区域中时,第二掺杂剂类型的有效浓度通常降低 正常方向

    Silicon-carbide MOSFET cell structure and method for forming same
    28.
    发明授权
    Silicon-carbide MOSFET cell structure and method for forming same 有权
    碳化硅MOSFET单元结构及其形成方法

    公开(公告)号:US08377756B1

    公开(公告)日:2013-02-19

    申请号:US13190723

    申请日:2011-07-26

    IPC分类号: H01L29/10 H01L29/76

    摘要: In one embodiment, the invention comprises a MOSFET comprising individual MOSFET cells. Each cell comprises a U-shaped well (228) (P type) and two parallel sources (260) (N type) formed within the well. A plurality of source rungs (262) (doped N) connect sources (260) at multiple locations. Regions between two rungs (262) comprise a body (252) (P type). These features are formed on an N-type epitaxial layer (220), which is formed on an N-type substrate (216). A contact (290) extends across and contacts a plurality of source rungs (262) and bodies (252). Gate oxide and a gate contact overlie a leg of a first well and a leg of a second adjacent well, inverting the conductivity responsive to a gate voltage. A MOSFET comprises a plurality of these cells to attain a desired low channel resistance. The cell regions are formed using self-alignment techniques at several states of the fabrication process.

    摘要翻译: 在一个实施例中,本发明包括一个包含单个MOSFET单元的MOSFET。 每个单元包括形成在孔内的U形孔(228)(P型)和两个平行源(260)(N型)。 多个源极(262)(掺杂N)在多个位置连接源极(260)。 两个梯级(262)之间的区域包括主体(252)(P型)。 这些特征形成在形成在N型衬底(216)上的N型外延层(220)上。 接触件(290)跨越并接触多个源极(262)和主体(252)。 栅极氧化物和栅极接触覆盖第一阱的支腿和第二相邻阱的支路,响应于栅极电压而反转导电性。 MOSFET包括多个这些单元以获得期望的低通道电阻。 在制造过程的几个状态下使用自对准技术形成单元区域。