中科微点-全球专利检索

  1. Login
  2. Sign Up

Search Results

31 records (took 0.027 seconds)

    FAULT BUFFER FOR RESOLVING PAGE FAULTS IN UNIFIED VIRTUAL MEMORY SYSTEM
    21.
    发明申请
    FAULT BUFFER FOR RESOLVING PAGE FAULTS IN UNIFIED VIRTUAL MEMORY SYSTEM 审中-公开
    用于解决统一的虚拟内存系统中的页面故障的故障缓冲区

    公开(公告)号：US20140281256A1

    公开(公告)日：2014-09-18

    申请号：US14055356

    申请日：2013-10-16

    Applicant: NVIDIA CORPORATION

    Inventor： Jerome F. DULUK, JR. ,  Cameron BUSCHARDT ,  Sherry CHEUNG ,  James Leroy DEMING ,  Samuel H. DUNCAN ,  Lucien DUNNING ,  Robert GEORGE ,  Arvind GOPALAKRISHNAN ,  Mark HAIRGROVE ,  Chenghuan JIA ,  John MASHEY

    IPC: G06F11/07 ,  G06F12/12

    CPC classification number: G06F12/1009 ,  G06F11/073 ,  G06F11/0793 ,  G06F12/08 ,  G06F12/10 ,  G06F12/1072 ,  G06F12/109 ,  G06F12/12 ,  G06F2212/1016

    Abstract: A system for managing virtual memory. The system includes a first processing unit configured to execute a first operation that references a first virtual memory address. The system also includes a first memory management unit (MMU) associated with the first processing unit and configured to generate a first page fault upon determining that a first page table that is stored in a first memory unit associated with the first processing unit does not include a mapping corresponding to the first virtual memory address. The system further includes a first copy engine associated with the first processing unit. The first copy engine is configured to read a first command queue to determine a first mapping that corresponds to the first virtual memory address and is included in a first page state directory. The first copy engine is also configured to update the first page table to include the first mapping.

    Abstract translation: 用于管理虚拟内存的系统。 该系统包括被配置为执行引用第一虚拟存储器地址的第一操作的第一处理单元。 该系统还包括与第一处理单元相关联的第一存储器管理单元（MMU），并且被配置为在确定存储在与第一处理单元相关联的第一存储器单元中的第一页表不包括第一页表时，产生第一页错误 对应于第一虚拟存储器地址的映射。 该系统还包括与第一处理单元相关联的第一复制引擎。 第一复制引擎被配置为读取第一命令队列以确定与第一虚拟存储器地址相对应并且被包括在第一页状态目录中的第一映射。 第一复制引擎还被配置为更新第一页表以包括第一映射。

    PCIE TRAFFIC TRACKING HARDWARE IN A UNIFIED VIRTUAL MEMORY SYSTEM
    22.
    发明申请
    PCIE TRAFFIC TRACKING HARDWARE IN A UNIFIED VIRTUAL MEMORY SYSTEM 有权
    PCIE交通跟踪硬件在一个统一的虚拟内存系统

    公开(公告)号：US20140281110A1

    公开(公告)日：2014-09-18

    申请号：US14101246

    申请日：2013-12-09

    Applicant: NVIDIA CORPORATION

    Inventor： Jerome F. DULUK, Jr. ,  Cameron BUSCHARDT ,  James Leroy DEMING ,  Brian FAHS ,  Mark HAIRGROVE ,  John MASHEY

    IPC: G06F12/08 ,  G06F13/40

    CPC classification number: G06F13/404 ,  G06F12/0806 ,  G06F12/0864 ,  G06F12/0875 ,  G06F12/123 ,  G06F2212/1016 ,  G06F2212/1041

    Abstract: Techniques are disclosed for tracking memory page accesses in a unified virtual memory system. An access tracking unit detects a memory page access generated by a first processor for accessing a memory page in a memory system of a second processor. The access tracking unit determines whether a cache memory includes an entry for the memory page. If so, then the access tracking unit increments an associated access counter. Otherwise, the access tracking unit attempts to find an unused entry in the cache memory that is available for allocation. If so, then the access tracking unit associates the second entry with the memory page, and sets an access counter associated with the second entry to an initial value. Otherwise, the access tracking unit selects a valid entry in the cache memory; clears an associated valid bit; associates the entry with the memory page; and initializes an associated access counter.

    Abstract translation: 公开了用于跟踪统一虚拟存储器系统中的存储器页面访问的技术。 访问跟踪单元检测由第一处理器生成的用于访问第二处理器的存储器系统中的存储器页面的存储器页面访问。 访问跟踪单元确定高速缓存存储器是否包括用于存储器页面的条目。 如果是这样，则访问跟踪单元增加相关联的访问计数器。 否则，访问跟踪单元尝试在高速缓冲存储器中找到可用于分配的未使用的条目。 如果是，则访问跟踪单元将第二条目与存储器页面相关联，并将与第二条目相关联的访问计数器设置为初始值。 否则，访问跟踪单元选择高速缓冲存储器中的有效条目; 清除相关的有效位; 将条目与记忆页相关联; 并初始化相关的访问计数器。

    MICROCONTROLLER FOR MEMORY MANAGEMENT UNIT
    24.
    发明申请
    MICROCONTROLLER FOR MEMORY MANAGEMENT UNIT 审中-公开

    公开(公告)号：US20170371802A9

    公开(公告)日：2017-12-28

    申请号：US14011643

    申请日：2013-08-27

    Applicant: NVIDIA CORPORATION

    Inventor： Cameron BUSCHARDT ,  Jerome F. DULUK, JR. ,  John MASHEY ,  Mark HAIRGROVE ,  James Leroy DEMING ,  Brian FAHS

    IPC: G06F12/1009

    CPC classification number: G06F12/1009 ,  G06F2212/301

    Abstract: One embodiment of the present invention includes a microcontroller coupled to a memory management unit (MMU). The MMU is coupled to a page table included in a physical memory, and the microcontroller is configured to perform one or more virtual memory operations associated with the physical memory and the page table. In operation, the microcontroller receives a page fault generated by the MMU in response to an invalid memory access via a virtual memory address. To remedy such a page fault, the microcontroller performs actions to map the virtual memory address to an appropriate location in the physical memory. By contrast, in prior-art systems, a fault handler would typically remedy the page fault. Advantageously, because the microcontroller executes these tasks locally with respect to the MMU and the physical memory, latency associated with remedying page faults may be decreased. Consequently, overall system performance may be increased.

    MIGRATING PAGES OF DIFFERENT SIZES BETWEEN HETEROGENEOUS PROCESSORS
    29.
    发明申请
    MIGRATING PAGES OF DIFFERENT SIZES BETWEEN HETEROGENEOUS PROCESSORS 有权
    异构处理器之间的不同尺寸的移动页

    公开(公告)号：US20140281324A1

    公开(公告)日：2014-09-18

    申请号：US14134142

    申请日：2013-12-19

    Applicant: NVIDIA CORPORATION

    Inventor： Jerome F. DULUK, JR. ,  Cameron BUSCHARDT ,  James Leroy DEMING ,  Lucien DUNNING ,  Brian FAHS ,  Mark HAIRGROVE ,  Chenghuan JIA ,  John MASHEY ,  James M. VAN DYKE

    IPC: G06F3/06

    CPC classification number: G06F3/0647 ,  G06F3/061 ,  G06F3/0655 ,  G06F3/0683 ,  G06F12/08 ,  G06F12/1009 ,  G06F12/122 ,  G06F2212/652

    Abstract: One embodiment of the present invention sets forth a computer-implemented method for migrating a memory page from a first memory to a second memory. The method includes determining a first page size supported by the first memory. The method also includes determining a second page size supported by the second memory. The method further includes determining a use history of the memory page based on an entry in a page state directory associated with the memory page. The method also includes migrating the memory page between the first memory and the second memory based on the first page size, the second page size, and the use history.

    Abstract translation: 本发明的一个实施例提出了一种用于将存储器页从第一存储器迁移到第二存储器的计算机实现的方法。 该方法包括确定由第一存储器支持的第一页大小。 该方法还包括确定由第二存储器支持的第二页大小。 该方法还包括基于与存储器页相关联的页面状态目录中的条目来确定存储器页面的使用历史。 该方法还包括基于第一页面大小，第二页面大小和使用历史来在第一存储器和第二存储器之间迁移存储器页面。

    OPPORTUNISTIC MIGRATION OF MEMORY PAGES IN A UNIFIED VIRTUAL MEMORY SYSTEM
    30.
    发明申请
    OPPORTUNISTIC MIGRATION OF MEMORY PAGES IN A UNIFIED VIRTUAL MEMORY SYSTEM 审中-公开
    存储器页面在统一的虚拟内存系统中的机会移植

    公开(公告)号：US20140281299A1

    公开(公告)日：2014-09-18

    申请号：US14133489

    申请日：2013-12-18

    Applicant: NVIDIA CORPORATION

    Inventor： Jerome F. DULUK, JR. ,  Cameron BUSCHARDT ,  James Leroy DEMING ,  Lucien DUNNING ,  Brian FAHS ,  Mark HAIRGROVE ,  John MASHEY

    IPC: G06F12/12

    CPC classification number: G06F12/122 ,  G06F12/08 ,  G06F12/1009 ,  G06F2212/251 ,  G06F2212/301

    Abstract: Techniques are disclosed for transitioning a memory page between memories in a virtual memory subsystem. A unified virtual memory (UVM) driver detects a page fault in response to a memory access request associated with a first memory page, where a local page table does not include an entry corresponding to a virtual memory address included in the memory access request. The UVM driver, in response to the page fault, executes a page fault sequence. The page fault sequence includes modifying the ownership state associated with the first memory page to be central-processing-unit-shared. The page fault sequence further includes scheduling the first memory page for migration from a system memory associated with a central processing unit (CPU) to a local memory associated with a parallel processing unit (PPU). One advantage of the disclosed approach is that the PPU accesses memory pages with greater efficiency.

    Abstract translation: 公开了用于在虚拟存储器子系统中的存储器之间转换存储器页面的技术。 统一虚拟存储器（UVM）驱动程序响应于与第一存储器页相关联的存储器访问请求来检测页面错误，其中本地页表不包括与包括在存储器访问请求中的虚拟存储器地址相对应的条目。 UVM驱动程序响应页面错误，执行页面故障序列。 页面错误序列包括将与第一存储器页相关联的所有权状态修改为中央处理单元共享。 页面错误序列还包括调度第一存储器页面以从与中央处理单元（CPU）相关联的系统存储器迁移到与并行处理单元（PPU）相关联的本地存储器。 所公开的方法的一个优点是PPU以更高的效率访问存储器页面。

Patent Agency Ranking