Abstract:
A defense method of a memory device according to an embodiment includes obtaining a plurality of defense types to refresh a row of a memory cell array that is subjected to an attack, determining respective operation times for the defense types, and performing a refresh operation for the row of the memory cell array by switching among the defense types based on the respective operation times that were determined.
Abstract:
A semiconductor device may include: a memory device that includes a memory cell, a page buffer, and a first switch having a first end that is electrically connected to a first node located at a bonding point of the memory cell and a second end that is connected to a second node located at the page buffer; and a memory controller that is configured to apply a pre-charge voltage to the first node and the second node in a first period, to close the first switch in a second period following the first period, and is configured to determine whether bonding between the memory cell and the first switch is defective based on a voltage of the second node after the first switch is closed.
Abstract:
A test device includes a power supply circuit that is configured to supply an input voltage through a power voltage pin to a memory device under test, and a test controller, which is configured to: (i) transmit a command signal to the memory device, (ii) measure a first current flowing to the memory device through the power voltage pin at a first time point after transmitting the command signal, (iii) measure a second current flowing to the memory device through the power voltage pin at a second time point, which is different from the first time point, and (iv) compare the measured first current to the measured second current to thereby determine whether the memory device has a defect therein.
Abstract:
A semiconductor device comprises a substrate, a semiconductor chip on the substrate, and first and second leads between the substrate and the semiconductor chip. The first and second leads extend from an edge of the substrate toward below the semiconductor chip along a first direction parallel to a top surface of the substrate. The first lead includes a first bump connector and a first segment. The second lead includes a second bump connector. The first bump connector is spaced apart in the first direction from the second bump connector. The first segment of the first lead is spaced apart in a second direction from the second bump connector. The second direction is parallel to the top surface of the substrate and perpendicular to the first direction. A thickness of the first segment of the first lead is less than that of the second bump connector.
Abstract:
An apparatus for removing a semiconductor chip from a board may include: a laser configured to irradiate the board with a laser beam to heat bumps mounting the semiconductor chip on the board; a picker configured to separate the semiconductor chip from the board; a vacuum portion configured to provide a vacuum to the picker; and an intake. If solder pillars, that are residues of the bumps, are melted by the laser beam, the intake removes the solder pillars using the vacuum provided from the vacuum portion. An apparatus for removing a semiconductor chip from a board may include: a stage configured to support the board on which the semiconductor chip is mounted by bumps; a laser configured to irradiate the board with a laser beam to heat the bumps mounting the semiconductor chip on the board; and a picker configured to separate the semiconductor chip from the board.
Abstract:
The inventive concept provides semiconductor memory modules and methods of fabricating the same. The semiconductor memory module may include a module board having a first surface and a second surface opposite to the first surface, and memory chips mounted directly on the module board by a flip-chip bonding method. Each of the memory chips may include a passivation layer disposed on a rear surface of each of the memory chips, and the passivation layer may have a color different from a natural color of single-crystalline silicon.