Display, Displaying Method, Information Recording Medium, And Program
    51.
    发明申请
    Display, Displaying Method, Information Recording Medium, And Program 失效
    显示,显示方式,信息记录媒体和节目

    公开(公告)号:US20070216679A1

    公开(公告)日:2007-09-20

    申请号:US11587483

    申请日:2005-04-27

    IPC分类号: G06T15/30

    摘要: To provide a display, etc. suitable for appropriately processing display in a case where it is expected, in three-dimensional graphics display, that a viewpoint will collide with an object, a storage unit (202) of a display (201) stores the coordinates of a viewpoint and an object in a virtual three-dimensional space, moving velocities, etc., an associating unit (203) associates a real time and a virtual time in the virtual three-dimensional space, a moving unit (204) calculates the coordinates of the viewpoint and object and moving velocities, etc. at the associated virtual time to update the values stored in the storage unit (202), a display unit (205) displays the state of the virtual three-dimensional space as observed from the viewpoint, and a determination unit (206) determines whether or not the viewpoint will collide with the object after a predetermined virtual threshold period elapses, and makes the elapse of the virtual time slower than the real time in a case where it is determined that a collision will occur.

    摘要翻译: 为了提供适于在预期的情况下适当地处理显示的显示器,在三维图形显示中,视点将与对象相冲突,显示器(201)的存储单元(202)存储 关联单元(203)将虚拟三维空间中的实时和虚拟时间相关联,移动单元(204)计算虚拟三维空间中的视点和对象的坐标,移动速度等,移动单元 在相关联的虚拟时间处的视点和对象的坐标以及移动速度等,以更新存储单元(202)中存储的值,显示单元(205)显示虚拟三维空间的状态,如 视点和确定单元(206)确定在经过预定虚拟阈值周期之后视点是否与对象相冲突,并且使虚拟时间的经过比实时时间慢 在那里确定会发生碰撞。

    Method of deciding error rate and semiconductor integrated circuit device
    52.
    发明授权
    Method of deciding error rate and semiconductor integrated circuit device 有权
    决定误码率的方法和半导体集成电路器件

    公开(公告)号:US07249289B2

    公开(公告)日:2007-07-24

    申请号:US10808285

    申请日:2004-03-25

    IPC分类号: G06F11/00

    摘要: An error rate select circuit activated in an information sustaining mode is provided, wherein a plurality of pieces of data are read from a dynamic memory circuit and inspection bits which are used to detect an error existing in the pieces of data are generated. If no error is detected, a first predetermined value is added to a total value. If an error is detected, a second predetermined value greater than the first predetermined value is subtracted from the total value. If the total value exceeds a first set value, a refresh period is lengthened by a predetermined time increment. If the total value becomes smaller than a second set value, the refresh period is shortened by the predetermined time increment.

    摘要翻译: 提供以信息维持模式激活的错误率选择电路,其中从动态存储器电路中读取多条数据,并且生成用于检测存在于该数据块中的错误的检查位。 如果没有检测到错误,则将第一预定值添加到总值。 如果检测到错误,则从总值中减去大于第一预定值的第二预定值。 如果总值超过第一设定值,则刷新周期被延长预定的时间增量。 如果总值变得小于第二设定值,则刷新周期缩短预定的时间增量。

    Semiconductor memory device provided with error correcting code circuitry
    53.
    发明授权
    Semiconductor memory device provided with error correcting code circuitry 有权
    具有纠错码电路的半导体存储器件

    公开(公告)号:US07225390B2

    公开(公告)日:2007-05-29

    申请号:US10617040

    申请日:2003-07-11

    IPC分类号: H03M13/00

    摘要: A semiconductor synchronous dynamic random access memory (SDRAM) device capable of correcting bits having a low error rate in a Pause Refresh Tail distribution and of reducing a data holding current by lengthening a refresh period so that the refresh period exceeds a period for a Pause Refresh real power. The semiconductor memory device is made up of a 16-bit SDRAM having a Hamming Code and including an ECC (Error Correcting Code) circuit made up of an encoding circuit controlled by a first test signal to output a parity bit corresponding to an information bit, a decoding circuit controlled by second test signal to output an error location detecting signal indicating an error bit in codeword, and an error correcting circuit controlled by a third test signal to input an error location detecting signal and to output an error bit in a reverse manner.

    摘要翻译: 一种半导体同步动态随机存取存储器(SDRAM)装置,其能够在暂停刷新尾部分配中校正具有低错误率的比特,并且通过延长刷新周期来减少数据保持电流,使得刷新周期超过暂停刷新的周期 真正的权力。 半导体存储器件由具有汉明码的16位SDRAM构成,并包括由第一测试信号控制的编码电路组成的ECC(纠错码)电路,以输出对应于信息位的奇偶位, 由第二测试信号控制的解码电路,以输出指示码字中的错误位的错误位置检测信号,以及由第三测试信号控制的纠错电路,以输入错误位置检测信号并以相反的方式输出错误位 。

    Membrane separation device and membrane separation method
    54.
    发明申请
    Membrane separation device and membrane separation method 审中-公开
    膜分离装置和膜分离方法

    公开(公告)号:US20050126966A1

    公开(公告)日:2005-06-16

    申请号:US10514621

    申请日:2003-05-14

    摘要: It is an object of the present invention to provide a membrane separation apparatus and a membrane separation process that are unlikely to cause membrane fouling and plugging, capable of achieving membrane separation even with relatively low flow rate of water, have an excellent membrane packing density, and are unlikely to cause deposition of foreign components in the apparatus. In order to achieve the above object, according to the present invention, vessel-type inner casings are disposed in a pressure vessel along the longitudinal axis thereof, in which the pressure vessel has a water inlet at a first end and a concentrate outlet at a second end. A flow-regulating plate is disposed on the side of the water inlet of the pressure vessel. Stacks of membrane separation units are respectively disposed in the inner casings, and spacers are disposed between the adjacent membrane separation elements. The spacers also serve as sealing members. Each stack of the membrane separation units and the spacers together define a through-hole extending from a first side to a second side, of the stack of the membrane separation elements. The inner casings have permeate discharge passages along the longitudinal axis thereof. The permeate discharge passages are communicated with the through-hole of each stack of the membrane separation elements. Water that has been fed into the pressure vessel via the flow-regulating plate permeates through the membrane separation elements and is discharged to the outside via the through-holes and the permeate discharge passages.

    摘要翻译: 本发明的目的是提供即使在相对较低的水流速下也能够实现膜分离的膜分离装置和膜分离方法不易引起膜污染和堵塞,具有优异的膜堆积密度, 并且不太可能引起异物在设备中的沉积。 为了实现上述目的,根据本发明,容器式内壳沿其纵向轴线设置在压力容器中,其中压力容器在第一端具有进水口和在第一端处具有浓缩物出口 第二端 流量调节板设置在压力容器的入口侧。 膜分离单元的分隔件分别设置在内壳中,间隔件设置在相邻的膜分离元件之间。 间隔件还用作密封构件。 膜分离单元和间隔物的每一叠层一起限定了从膜分离元件的堆叠的第一侧延伸到第二侧的通孔。 内壳具有沿其纵向轴线的渗透物排出通道。 渗透物排出通道与膜分离元件的每个叠层的通孔连通。 已经通过流量调节板进入压力容器的水渗入膜分离元件,并经由通孔和渗透物排出通道排出到外部。

    Method of deciding error rate and semiconductor integrated circuit device
    56.
    发明授权
    Method of deciding error rate and semiconductor integrated circuit device 失效
    决定误码率的方法和半导体集成电路器件

    公开(公告)号:US06735726B2

    公开(公告)日:2004-05-11

    申请号:US09875961

    申请日:2001-06-08

    IPC分类号: G06F1100

    摘要: There is provided an error rate select circuit activated in an information sustaining mode, wherein data is read out from a memory circuit comprising dynamic memory cells and inspection bits for detection and correction of an error. If no error is detected, a first detection signal is accumulated in a first direction, that is, the first detection signal is added to a sum. If an error is detected, a second detection signal is accumulated in a second direction, that is, the second direction signal is multiplied by a weight to produce a product before subtracting the product from the sum. If the sum increases in the first direction, exceeding a predetermined value, the refresh period is lengthened by a predetermined incremental time. If the sum decreases in the second direction, becoming smaller than another predetermined value, the refresh period is shortened by a predetermined decremental time.

    摘要翻译: 提供了在信息维持模式下激活的错误率选择电路,其中从包括动态存储单元的存储器电路和检查位读出数据,以检测和校正错误。 如果没有检测到错误,则在第一方向上累积第一检测信号,即,将第一检测信号加到和。 如果检测到错误,则在第二方向上累积第二检测信号,即,将第二方向信号乘以权重,以产生从总和中减去乘积之前的乘积。 如果总和在第一方向上增加超过预定值,则刷新周期被延长预定的增量时间。 如果总和在第二方向上减小,变得小于另一个预定值,则刷新周期被缩短预定的递减时间。

    Lubricant, magnetic disk and magnetic disk apparatus
    58.
    发明授权
    Lubricant, magnetic disk and magnetic disk apparatus 失效
    润滑剂,磁盘和磁盘装置

    公开(公告)号:US06555197B1

    公开(公告)日:2003-04-29

    申请号:US09561216

    申请日:2000-04-28

    IPC分类号: G11B5725

    摘要: A lubricant which does not splash easily and has an improved property of slidableness, and a magnetic disk using the lubricant are provided. A magnetic disk apparatus featuring a prolonged service life of a stable operation and an excellent record reproduction property is provided by installing the above magnetic disk. The lubricant of the invention contains perfluoropolyether expressed by the following general formula, in which a component of its molecular weights less than 1000 is smaller than 10 wt. %, a component of its molecular weights not less than 7000 is smaller than 15 wt. %, a ratio between a weight average molecular weight and a numeric average molecular weight is 1.5 or less, and a substitution ratio of its terminal functional group is not less than 90%: R1—CF2O—[—(CF2CF2O )—m—(CF2O)—n—]—CF2—R2  (1), where R1 and R2 are univalent organic groups, m and n are positive integers. Further for the magnetic disk which rotates at a speed of 10000 rpm or more, a lubricant containing a perfluoropolyether expressed by the following general formula is used, in which its numeric average molecular weight is not less than 5500, a component of molecular weights less than 3000 is 15 wt. % or less, a ratio between its weight average molecular weight and its numeric average molecular weight is 1.5 or less, and a substitution ratio of its terminal functional group is not less than 90%: HOCH2—CF2O—[—CF2CF2O]—m—[CF2O]—n—CF2—CH2OH  (2), where m and n are positive integers.

    摘要翻译: 提供不容易飞溅并且具有改善的滑动性的润滑剂和使用润滑剂的磁盘。 通过安装上述磁盘来提供具有延长的稳定操作的使用寿命和良好的记录再现性能的磁盘装置。 本发明的润滑剂包含由以下通式表示的全氟聚醚,其中分子量小于1000的组分小于10重量%。 %,其分子量不小于7000的组分小于15重量%。 %,重均分子量与数均分子量之比为1.5以下,其末端官能团的取代率为90%以上:其中,R1和R2为单价有机基团,m和n为 正整数。 此外,对于以10000rpm以上的速度旋转的磁盘,使用含有由以下通式表示的全氟聚醚的润滑剂,其数均分子量不小于5500,分子量小于 3000是15wt。 %以下,其重均分子量与数均分子量之比为1.5以下,其末端官能团的取代率为90%以上:m和n为正整数。

    Installation for dismantling chemical bombs

    公开(公告)号:US06470783B2

    公开(公告)日:2002-10-29

    申请号:US09908777

    申请日:2001-07-20

    IPC分类号: F42B3306

    CPC分类号: F42B33/06

    摘要: The invention provides an installation for dismantling chemical bombs, which can make a toxic chemical agent in a chemical bomb harmless and can dismantle the chemical bomb with safety. The installation for dismantling chemical bombs comprises a container for accommodating the chemical bomb; a bomb holding apparatus including an airtight closing lid to close the container in an airtight sealed condition and a bomb rotating mechanism for rotating the chemical bomb, placed in the container, rotatably about a longitudinal axis thereof; a boring and cutting apparatus having a cutter to bore a cut hole in a body shell of the chemical bomb; and a neutralizer spraying apparatus having a neutralizer spray nozzle inserted in the cut hole bored by the boring and cutting apparatus. The neutralizer is sprayed into the cut hole through the neutralizer spray nozzle to make the chemical agent harmless. The bomb body shell can also be cut by the cutter for dismantling of the chemical bomb while rotating it by the bomb rotating mechanism.

    ATM switching system connectable to I/O links having different
transmission rates
    60.
    再颁专利
    ATM switching system connectable to I/O links having different transmission rates 失效
    ATM交换系统可连接到具有不同传输速率的I / O链路

    公开(公告)号:USRE36751E

    公开(公告)日:2000-06-27

    申请号:US430802

    申请日:1995-04-26

    IPC分类号: H04J3/24 H04L12/56 H04Q11/04

    摘要: An ATM switching system comprises a switch unit including a plurality of input ports and a plurality of output ports having the same cell transmission rate, and a multiplexer for multiplexing cell trains outputted from at least two output ports into a single cell train and outputting the cell train to a high-speed output line (and/or a demultiplexer for demultiplexing a cell train from an output port into a plurality of cell trains and outputting the cell trains to a plurality of low-speed output lines). The switch unit includes a buffer memory for temporarily storing cells inputted from the input ports while forming a queue chain for each output line to which each cell is to be outputted, a demultiplexer for distributing the cells read from the buffer memory among the output ports in circulation, and a buffer memory control circuit for controlling the write and read operation of cells with the shared buffer memory. The buffer memory control circuit has a control table device for outputting an identifier of an output line to which the cells read from the shared buffer memory are to be outputted, and cells are read from the chain designated by the output line identifier outputted from the control table device.

    摘要翻译: ATM交换系统包括具有多个输入端口和具有相同信元传输速率的多个输出端口的开关单元,以及多路复用器,用于将从至少两个输出端口输出的单元列复用为单个单元列,并输出该单元 训练到高速输出线(和/或解复用器,用于从输出端口多路复用到多个单元列,并将单元列输出到多个低速输出线)。 开关单元包括缓冲存储器,用于临时存储从输入端口输入的单元,同时形成用于每个单元将被输出到的每个输出线的队列链;解复用器,用于将从缓冲存储器读取的单元在输出端口之中分配 以及缓冲存储器控制电路,用于通过共享缓冲存储器来控制单元的写入和读取操作。 缓冲存储器控制电路具有用于输出要从共享缓冲存储器读取的单元被输出的输出行的标识符的控制表装置,并且从由控制器输出的输出行标识符指定的链中读取单元 表装置。