INTERRUPT CONTROLLER AND METHOD OF MANAGING AN INTERRUPT CONTROLLER

    公开(公告)号:US20230113667A1

    公开(公告)日:2023-04-13

    申请号:US18065475

    申请日:2022-12-13

    Abstract: In accordance with an embodiment, an electronic device includes: an interrupt controller having an input for receiving a controller clock signal, and an output, the interrupt controller configured to deliver an output interrupt signal on the output when the controller clock signal is active, and a control circuit comprising, an input interface for receiving at least one interrupt signal likely to emanate from at least one item of equipment external to the device, a clock input for receiving an external clock signal, and a first controller connected to the input interface and to the clock input, the first controller configured to automatically generate the controller clock signal from the external clock signal from when the at least one interrupt signal is asserted until a delivery of a corresponding output interrupt signal.

    OVERVOLTAGE PROTECTION
    75.
    发明申请

    公开(公告)号:US20230098647A1

    公开(公告)日:2023-03-30

    申请号:US18062980

    申请日:2022-12-07

    Inventor: Michel Bouche

    Abstract: An embodiment of the present disclosure relates to an electronic circuit including a first switch coupling a first node of the circuit to an input/output terminal of the circuit; a second switch coupling the first node to a second node of application of a fixed potential; and a highpass filter having an input coupled to the terminal and an output coupled to a control terminal of the second switch.

    RING OSCILLATOR CIRCUIT
    77.
    发明申请

    公开(公告)号:US20220399880A1

    公开(公告)日:2022-12-15

    申请号:US17830864

    申请日:2022-06-02

    Abstract: In an embodiment a ring oscillator circuit includes a chain of cascade-coupled inverter stages coupled between an oscillator supply voltage node and a reference voltage node, the oscillator supply voltage node configured to provide an oscillator supply voltage, a current generator circuit coupled between the oscillator supply voltage node and a system supply voltage node configured to provide a system supply voltage, the current generator circuit being configured to inject a current into the oscillator supply voltage node and a biasing circuit including a first bias control transistor and a second bias control transistor coupled in series between the reference voltage node and the oscillator supply voltage node, wherein the first bias control transistor is configured to selectively couple the reference voltage node and the oscillator supply voltage node in response to the oscillator control signal being indicative that the ring oscillator circuit is in an inactive operation state.

    PHOTOSENSITIVE DEVICE INCLUDING AN INTEGRATOR CIRCUIT PER GROUP OF AT LEAST TWO PHOTOSENSITIVE ELEMENTS

    公开(公告)号:US20220295007A1

    公开(公告)日:2022-09-15

    申请号:US17649858

    申请日:2022-02-03

    Abstract: A photosensitive device includes a peripheral circuit semiconductor region, a photosensitive circuit semiconductor region including at least one group of at least two photosensitive elements configured to generate a photoelectric signal on a node called critical node. The device further includes an integrator circuit per group of photosensitive elements, each including: a differential circuit for each photosensitive element of the group, in the photosensitive circuit semiconductor region, an amplification circuit, in the peripheral circuit semiconductor region, and a feedback circuit for each photosensitive element of the group, comprising a capacitive element located in the photosensitive circuit semiconductor region coupled between the output node of the amplification circuit and the respective critical node.

    SYSTEM ON A CHIP AND PROCESS FOR TRANSACTION

    公开(公告)号:US20220179822A1

    公开(公告)日:2022-06-09

    申请号:US17457553

    申请日:2021-12-03

    Abstract: According to one aspect, provision is made of a system-on-chip comprising a master device, a slave device, a clock configured to clock the operation of the slave device, a clock controller configured to activate or deactivate the clock and/or a power-on controller configured to power on/off the slave device, a control system configured to detect that the clock is deactivated and/or that the slave device is powered off when the master device emits an access request to the slave device, the master device being configured for activating the clock when the control system detects that this clock is deactivated and/or powering on the slave device when the control system detects that the slave device is powered off, then emitting a new access request to the slave device.

Patent Agency Ranking