-
公开(公告)号:US20210141413A1
公开(公告)日:2021-05-13
申请号:US16779611
申请日:2020-02-02
Applicant: MELLANOX TECHNOLOGIES, LTD.
Inventor: Dotan David Levi , Liron Mula , Ariel Almog , Aviad Raveh , Yuval Itkin
Abstract: In one embodiment, a network interface card device includes communication interfaces to provide data connection with respective local devices configured to run respective clock synchronization clients, at least one network interface to provide data connection between a packet data network and ones of the local devices, and a hardware clock to maintain a time value, and serve the clock synchronization clients.
-
82.
公开(公告)号:US12284162B2
公开(公告)日:2025-04-22
申请号:US17369305
申请日:2021-07-07
Applicant: MELLANOX TECHNOLOGIES, LTD.
Inventor: Dimitrios Syrivelis , Dotan David Levi , Paraskevas Bakopoulos , Ioannis (Giannis) Patronas , Elad Mentovich
Abstract: A network interface controller includes processing circuitry configured to pair with a local root of trust of a host device connected to the network interface controller and provide a key to an encryption device of the host device that enables the encryption device to encrypt data of one or more host device applications using the key. The encrypted data are stored in host device memory. The processing circuitry is configured to share the key with a remote endpoint and forward the encrypted data from the host device memory to the remote endpoint.
-
公开(公告)号:US20250106386A1
公开(公告)日:2025-03-27
申请号:US18973160
申请日:2024-12-09
Applicant: Mellanox Technologies, Ltd. , BEAMR Imaging Ltd.
Inventor: Dotan David Levi , Assaf Weissman , Ohad Markus , Uri Gadot , Aviad Raveh , Dror Gill , Nikolay Terterov , Pavel Titkov , Alexey Mitkovets , Alexey Martemyanov , Alexander Zheludkov
IPC: H04N19/105 , H04N19/119 , H04N19/159 , H04N19/176 , H04N19/51
Abstract: A video coding system including an acceleration device including input circuitry configured, for each of a first plurality of video frames to be encoded, to receive an input including at least one raw video frame and at least one reference frame, and to divide each of the first plurality of video frames to be encoded into a second plurality of blocks, and similarity computation circuitry configured, for each one of the first plurality of video frame to be encoded: for each the block of the second plurality of blocks, to produce an intra-prediction hint and an intra-prediction direction. Related apparatus and methods are also provided.
-
公开(公告)号:US20250093905A1
公开(公告)日:2025-03-20
申请号:US18470452
申请日:2023-09-20
Applicant: MELLANOX TECHNOLOGIES, LTD.
Inventor: Wojciech Wasko , Dotan David Levi , Natan Manevich , Maciej Machnikowski
Abstract: In one embodiment, a peripheral device includes an oscillator, a counter to be driven by the oscillator and provide a peripheral device counter value, and processing circuitry to receive a host device counter value from a host device, read host device clock translation parameters from a host memory of the host device, the host device clock translation parameters providing translation between the host device counter value and a host device clock time, read peripheral device clock translation parameters providing a translation between the peripheral device counter value and a peripheral device clock time, read the peripheral device counter value, compute a clock correction as a function of a difference between the host device clock time and the peripheral clock time, based on the host device and peripheral device counter values and clock translation parameters, and correct the host device or peripheral device clock translation parameters based on the clock correction.
-
公开(公告)号:US12255734B2
公开(公告)日:2025-03-18
申请号:US17973575
申请日:2022-10-26
Applicant: MELLANOX TECHNOLOGIES, LTD.
Inventor: Wojciech Wasko , Dotan David Levi , Avi Urman , Natan Manevich
IPC: H04J3/06
Abstract: In one embodiment, a system includes a network interface controller including a device interface to connect to a processing device and receive a time synchronization marker message from an application running on the processing device, a network interface to send packets over a network, and packet processing circuitry to process the time synchronization marker message for sending via the network interface over the network to a slave clock device, generate a time synchronization follow-up message including a timestamp indicative of when the synchronization marker message egressed the network interface, and process the time synchronization follow-up message for sending via the network interface over the network to the slave clock device.
-
公开(公告)号:US12229072B2
公开(公告)日:2025-02-18
申请号:US18598382
申请日:2024-03-07
Applicant: MELLANOX TECHNOLOGIES, LTD.
Inventor: Daniel Marcovitch , Dotan David Levi , Eyal Srebro , Eliel Peretz , Roee Moyal , Richard Graham , Gil Bloch , Sean Pieper
Abstract: Devices, methods, and systems are provided. In one example, a device is described to include a device interface that receives data from at least one data source; a data shuffle unit that collects the data received from the at least one data source, receives a descriptor that describes a data shuffle operation to perform on the data received from the at least one data source, performs the data shuffle operation on the collected data to produce shuffled data, and provides the shuffled data to at least one data target.
-
公开(公告)号:US20250056006A1
公开(公告)日:2025-02-13
申请号:US18230877
申请日:2023-08-07
Applicant: MELLANOX TECHNOLOGIES, LTD.
Inventor: Dotan David Levi , Yury Shvartzman , Eyal Frishman , Dror Porat , Eshed Ram , Ohad Markus , Limor Martin
IPC: H04N19/147 , H04N19/14 , H04N19/172 , H04N19/176
Abstract: Systems and methods herein are for a video encoder to be associated with an interface that is to receive, from an application, at least one metric that is associated with a quality preference for video compression to be performed by the video encoder and that is to provide a weight map to enable the video encoder to perform rate-distortion optimization (RDO) for received frames from the application using the weight map to weigh one or more first blocks associated with an individual one of the frames more than one or more second blocks associated with the individual one of the frames.
-
公开(公告)号:US20250021130A1
公开(公告)日:2025-01-16
申请号:US18349976
申请日:2023-07-11
Applicant: Mellanox Technologies, Ltd.
Inventor: Natan Manevich , Dotan David Levi , Wojciech Wasko , Maciej Machnikowski
IPC: G06F1/12
Abstract: In one embodiment, a system including a reference processing device includes a reference hardware clock to maintain a reference clock value, and reference clock synchronization circuitry to discipline the reference hardware clock responsively to a remote clock, which is remote to the system, and a follower processing device including a follower hardware clock to maintain a follower clock value, and follower clock synchronization circuitry to synchronize the follower hardware clock to the reference hardware clock, and provide an indication about the follower clock value to the reference processing device, wherein the reference clock synchronization circuitry is configured to monitor a quality of the synchronization of the follower hardware clock to the reference hardware clock.
-
公开(公告)号:US12177325B2
公开(公告)日:2024-12-24
申请号:US18523991
申请日:2023-11-30
Applicant: MELLANOX TECHNOLOGIES, LTD.
Inventor: Dotan David Levi , Ariel Shahar , Shahaf Shuler , Ariel Almog , Eitan Hirshberg , Natan Manevich
IPC: H04L7/00
Abstract: A communication system includes at least one send queue, containing send queue entries pointing to packets to be transmitted over a network by packet sending circuitry. A clock work queue contains clock queue entries to synchronize sending times of the packets pointed to by the send queue entries. At least one arming queue contains arming queue entries to arm the clock work queue at selected time intervals.
-
公开(公告)号:US12079029B2
公开(公告)日:2024-09-03
申请号:US17313026
申请日:2021-05-06
Applicant: MELLANOX TECHNOLOGIES, LTD.
Inventor: Itai Levy , Dotan David Levi , Nir Nitzani , Natan Manevich , Alex Vaynman , Ariel Almog
CPC classification number: G06F1/12 , G06F13/20 , H04L7/0012
Abstract: A network adapter includes a network port for communicating with a communication network, a hardware clock, and circuitry. The circuitry is coupled to receive from the communication network, via the network port, one or more time-protocol packets that convey a network time used for synchronizing network devices in the communication network, to align the hardware clock to the network time conveyed in the time-protocol packets, and to make the network time available to one or more time-service consumers running in a host served by the network adapter.
-
-
-
-
-
-
-
-
-