-
1.
公开(公告)号:US20240231888A9
公开(公告)日:2024-07-11
申请号:US17971986
申请日:2022-10-24
Applicant: MELLANOX TECHNOLOGIES, LTD.
Inventor: Sayantan Sur , Shahaf Shuler , Doron Haim , Netanel Moshe Gonen , Stephen Anthony Bernard Jones
IPC: G06F9/48
CPC classification number: G06F9/4825
Abstract: Techniques described herein include managing scheduling of interrupts by receiving a data packet comprising an indication of an interrupt to be delivered, determining an availability status of a processing thread, and managing an interrupt status indicator in response to determining the availability status. A value of the interrupt status indicator corresponds to a quantity of pending interrupts. An event handling circuit processes the interrupt or one or more pending interrupts using the processing thread.
-
公开(公告)号:US20240097876A1
公开(公告)日:2024-03-21
申请号:US18523991
申请日:2023-11-30
Applicant: MELLANOX TECHNOLOGIES, LTD.
Inventor: Dotan David Levi , Ariel Shahar , Shahaf Shuler , Ariel Almog , Eitan Hirshberg , Natan Manevich
IPC: H04L7/00
CPC classification number: H04L7/0091
Abstract: A communication system includes at least one send queue, containing send queue entries pointing to packets to be transmitted over a network by packet sending circuitry. A clock work queue contains clock queue entries to synchronize sending times of the packets pointed to by the send queue entries. At least one arming queue contains arming queue entries to arm the clock work queue at selected time intervals.
-
公开(公告)号:US11580036B1
公开(公告)日:2023-02-14
申请号:US17385962
申请日:2021-07-27
Applicant: MELLANOX TECHNOLOGIES, LTD.
Inventor: Ilan Pardo , Shahaf Shuler , George Elias , Nizan Atias , Adi Maymon
Abstract: An apparatus includes a processor, configured to designate a memory region in a memory, and to issue (i) memory-access commands for accessing the memory and (ii) a conditional-fence command associated with the designated memory region. Memory-Access Control Circuitry (MACC) is configured, in response to identifying the conditional-fence command, to allow execution of the memory-access commands that access addresses within the designated memory region, and to defer the execution of the memory-access commands that access addresses outside the designated memory region, until completion of all the memory-access commands that were issued before the conditional-fence command.
-
公开(公告)号:US20180183895A1
公开(公告)日:2018-06-28
申请号:US15390558
申请日:2016-12-26
Applicant: Mellanox Technologies Ltd.
Inventor: Shahaf Shuler , Noam Bloch , Yossef Itigin
CPC classification number: H04L67/32 , G06F9/546 , G06F2209/548
Abstract: A network adapter includes a network interface and circuitry. The network interface is assigned a single network address in a communication network, and is configured to receive, from one or more other nodes over the communication network, messages that are destined for processing by multiple threads in one or more processing cores of a network node including the network adapter, but are nevertheless addressed to the single network address. The circuitry is configured to hold a distribution rule for distributing the messages among multiple Receive Queues (RQs) that are accessible by the threads, and to select for each message received via the network interface a respective RQ, by applying the distribution rule to the message.
-
公开(公告)号:US09742855B2
公开(公告)日:2017-08-22
申请号:US14834443
申请日:2015-08-25
Applicant: Mellanox Technologies Ltd.
Inventor: Shahaf Shuler , Noam Bloch , Ofer Hayut , Richard Graham , Ariel Shahar , Yossef Itigin
IPC: H04L29/08 , H04L29/06 , H04L12/861
CPC classification number: H04L67/26 , H04L49/9068 , H04L67/10 , H04L67/1093 , H04L67/1097 , H04L69/06
Abstract: A method for communication includes posting, by a software process, a set of buffers in a memory of a host processor and creating in the memory a list of labels associated respectively with the buffers. The software process pushes a first part of the list to a network interface controller (NIC), while retaining a second part of the list in the memory under control of the software process. Upon receiving a message containing a label, sent over a network, the NIC compares the label to the labels in the first part of the list and, upon finding a match to the label, writes data conveyed by the message to a buffer in the memory. Upon a failure to find the match in the first part of the list, the NIC passes the message from the NIC to the software process for handling using the second part of the list.
-
6.
公开(公告)号:US12248416B2
公开(公告)日:2025-03-11
申请号:US18655386
申请日:2024-05-06
Applicant: MELLANOX TECHNOLOGIES, LTD.
Inventor: Daniel Marcovitch , Eliav Bar-Ilan , Ran Avraham Koren , Liran Liss , Oren Duer , Shahaf Shuler
Abstract: A network adapter includes a network interface, a bus interface, a hardware-implemented data-path and a programmable Data-Plane Accelerator (DPA). The network interface is to communicate with a network. The bus interface is to communicate with an external device over a peripheral bus. The hardware-implemented data-path includes a plurality of packet-processing engines to process data units exchanged between the network and the external device. The DPA is to expose on the peripheral bus a User-Defined Peripheral-bus Device (UDPD), to run user-programmable logic that implements the UDPD, and to process transactions issued from the external device to the UDPD by reusing one or more of the packet-processing engines of the data-path.
-
公开(公告)号:US11876885B2
公开(公告)日:2024-01-16
申请号:US17335122
申请日:2021-06-01
Applicant: MELLANOX TECHNOLOGIES, LTD.
Inventor: Dotan David Levi , Ariel Shahar , Shahaf Shuler , Ariel Almog , Eitan Hirshberg , Natan Manevich
IPC: H04L7/00
CPC classification number: H04L7/0091
Abstract: A timing system including timing circuitry which includes an arming queue, a clock work queue, and a clock completion queue. At least the clock work queue is to provide timing information, and the arming queue is to arm the clock work queue. Related apparatus and methods are also provided.
-
公开(公告)号:US20230328032A1
公开(公告)日:2023-10-12
申请号:US17714207
申请日:2022-04-06
Applicant: MELLANOX TECHNOLOGIES, LTD.
Inventor: Chen Rozenbaum , Shaul Arazi , Shahaf Shuler , Gary Mataev
CPC classification number: H04L63/0236 , H04L63/0263 , H04L63/20 , H04L69/22
Abstract: In one embodiment, a data communication device includes a network interface controller to process packets received from at least one of a host device for sending over a network, and at least one remote device over the network, at least one processor to execute computer instructions to receive a configuration, and extract filtering rules from the configuration, and at least one hardware accelerator to receive the filtering rules from the at least one processor, and filter the packets based on the rules so that some of the packets are dropped and some of the packets are forwarded to the at least one processor to send data based on the forwarded packets to another device.
-
公开(公告)号:US10757183B2
公开(公告)日:2020-08-25
申请号:US15924293
申请日:2018-03-19
Applicant: Mellanox Technologies, Ltd.
Inventor: Ariel Shahar , Shahaf Shuler , Lion Levi
IPC: H04L29/08 , H04L1/16 , H04L12/931
Abstract: A method for communication includes receiving in a computer system a request from a peer computer system. Upon finding that the computer system is currently not ready to process the request, a Negative Acknowledgement (NAK) message is sent from the computer system to the peer computer system, at a sending time that is derived from a time at which the computer system is ready to process the request.
-
公开(公告)号:US10521283B2
公开(公告)日:2019-12-31
申请号:US15446004
申请日:2017-03-01
Applicant: Mellanox Technologies, Ltd.
Inventor: Shahaf Shuler , Noam Bloch , Gil Bloch
IPC: G06F9/54
Abstract: An MPI collective operation carried out in a fabric of network elements by transmitting MPI messages from all the initiator processes in an initiator node to designated ones of the responder processes in respective responder nodes. Respective payloads of the MPI messages are combined in a network interface device of the initiator node to form an aggregated MPI message. The aggregated MPI message is transmitted through the fabric to network interface devices of responder nodes, disaggregating the aggregated MPI message into individual messages, and distributing the individual messages to the designated responder node processes.
-
-
-
-
-
-
-
-
-